## S <br> Review for Exam 2 on Nov 29, 2010

- Topics:
- SRC
- RTN
- Your project 1.
- Code
- Determine the maximum value of a list of ten values. Use the SRC to code. Turn in the code. The first value resides on 0000FFFC.
- Chapter 2
- Exercises 2.7, 2.16, 2.19, 2.21, 2.23, 2.24, 2.25, 2.26, 2.27
- Check out exercise 2.30 !!! A que se parece?


## S <br> Chapter Contents

A. 1 Combinational Logic
A. 2 Truth Tables
A. 3 Logic Gates
A. 4 Boolean Algebra
A. 5 SOP Forms, Logic Diagrams
A. 6 POS Forms
A. 7 Positive and Negative Logic
A. 8 The Data Sheet
A. 9 Digital Components
A. 10 Simplification of Exprs.
A. 11 Speed and Performance
A. 12 Sequential Logic
A. 13 JK and T Flip Flops
A. 14 Design of Finite State Machines
A. 15 Mealy and Moore Machines
A. 16 Registers
A. 17 Counters

## Some Definitions

- Combinational logic: a digital logic circuit in which logical decisions are made based only on combinations of the inputs. e.g. an adder.
- Sequential logic: a circuit in which decisions are made based on combinations of the current inputs as well as the past history of inputs. e.g. a memory unit.
- Finite state machine: a circuit which has an internal state, and whose outputs are functions of both current inputs and its internal state. e.g. a vending machine controller.


## S $\quad$ The Combinational Logic Unit

- translates a set of inputs into a set of outputs according to one or more mapping functions.
- Inputs and outputs for a CLU normally have two distinct (binary) values: high and low, 1 and 0,0 and 1 , or 5 v . and 0 v . for example.
- The outputs of a CLU are strictly functions of the inputs, and the outputs are updated immediately after the inputs change. A set of inputs i0 - in are presented to the CLU, which produces a set of outputs according to mapping functions f0-fm

Fig A. 1


## Truth Tables

A -Develeped in 1854 by George Boole
2/e. further developed by Claude Shannon (Bell Labs)

- Outputs are computed for all possible input combinations (how many input combinations are there?

Consider a room with two light switches. How must they work ${ }^{\dagger}$ ?

Fig. A. 2


| Inputs | Output |  |
| :--- | :--- | :--- |
| A | B | Z |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

†Don't show this to your electrician, or wire your house this way. This circuit definitely violates the electric code. The practical circuit never leaves the lines to the light "hot" when the light is turned off. Can you figure how?

## Truth Tables Showing All Possible Functions of Two Binary Variables

| $A$ | $B$ | False | $A N D$ | $A \bar{B}$ | $A$ | $\bar{A} B$ | $B$ | XOR | OR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |


| $A$ | $B$ | NOR XNOR | $\bar{B}$ | $A+\bar{B}$ | $\bar{A}$ | $\bar{A}+B$ | NAND | True |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| 1 |  |  |  |  |  |  |  |  |

- The more frequently used functions have names: AND, XOR, OR, NOR, XOR, and NAND. (Always use upper case spelling.)

S Logic Gates and Their Symbols

Fig. A. 5 Logic symbols for AND, OR, buffer, and NOT Boolean functions


| A | F |
| :--- | :--- |
| 0 | 0 |
| 1 | 1 |$\quad$| A | F |
| :--- | :--- |
| 0 | 1 |
| 1 | 0 |

- Note the use of the "inversion bubble."
- (Be careful about the "nose" of the gate when drawing AND vs. OR.)


## SLogic symbols for NAND, NOR, XOR, and XNOR Boolean functions <br> 2/e

## Fig A. 6



a) $\mathbf{3}$ inputs
b) A Negated Input
c) Complementary Outputs

## S Fig A. 8 The Inverter at the Transistor Level


$\mathrm{GND}=0 \mathrm{~V}$
(a)

(b)

(c)

(d)

Power Terminals

Transistor Symbol

A Transistor Used as an Inverter

Inverter Transfer Function

## S <br> $\mathbf{n}_{\text {A }}$ g A. 9 Allowable Voltages in Transistor-Transistor2/e Logic (TTL)


(a)

(b)



S A. 11 and A. 12 DeMorgan's Theorem

| $A$ | $B$ | $\overline{A B}=\bar{A}+\bar{B}$ | $\overline{A+B}=\bar{A} \bar{B}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1 | 1 | 1 |
| 0 | 1 | 1 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 0 |

DeMorgan's theorem: $A+B=\overline{\overline{A+B}}=\overline{\overline{A B}}$


Discuss: Applying DeMorgan's theorem by "pushing the bubbles," and "bubble tricks."

## S $\quad$ The Sum-of-Products (SOP) Form

Fig. A.14-Truth
Table for The Majority Function

| Minterm | A | B | C | F |
| ---: | :---: | :---: | :---: | :---: |
|  | Index |  |  |  |
| 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 |
| 2 | 0 | 1 | 0 | 0 |
| 3 | 0 | 1 | 1 | 1 |
| 4 | 1 | 0 | 0 | 0 |
| 5 | 1 | 0 | 1 | 1 |
| 6 | 1 | 1 | 0 | 1 |
| 7 | 1 | 1 | 1 | 1 |
|  |  |  |  |  |



A balance tips to the left or right depending on whether there are more 0 's or 1 's.

- transform the function into a two-level AND-OR equation
- implement the function with an arrangement of logic gates from the set $\{A N D, O R, N O T\}$
- $M$ is true when $A=0, B=1$, and $C=1$, or when $A=1, B=0$, and $C=1$, and so on for the remaining cases.
- Represent logic equations by using the sum-of-products (SOP) form


## The SOP Form of the Majority Gate

- The SOP form for the 3-input majority gate is:
- $\mathrm{M}=\mathrm{ABC}+\mathrm{ABC}+\mathrm{ABC}+\mathrm{ABC}=\mathrm{m} 3+\mathrm{m} 5+\mathrm{m} 6+\mathrm{m} 7=\Sigma(3,5,6,7)$
- Each of the $2^{n}$ terms are called minterms, running from 0 to $2^{n}-1$
- Note the relationship between minterm number and boolean value.
- Discuss: common-sense interpretation of equation.


S Fig A. 16 Notation Used at Circuit Intersections


Connection


Connection


No connection


No connection


S Positive vs. Negative Logic

2/e falsity, de- or unassertion, logic 0 , is represented by lower voltage. -Negative logic: truth, or assertion is represented by logic 0 , lower voltage; falsity, de- or unassertion, logic 1 , is represented by lower voltage

Gate Logic: Positive vs. Negative Logic
Normal Convention: Postive Logic/Active High Low Voltage = 0; High Voltage = 1

Alternative Convention sometimes used: Negative Logic/Active Low


## S| Fig A. 18 Positive and Negative Logic (Cont'd.)



Voltage levels

| A | B | F |
| :---: | :---: | :---: |
| low | low | high |
| low | high | high |
| high | low | high |
| high | high | low |



Positive logic levels

| A | B | F |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |



Positive logic levels

| $A$ | $B$ | $F$ |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |



Negative logic levels

| $A$ | $B$ | $F$ |
| :---: | :---: | :---: |
| 1 | 1 | 1 |
| 1 | 0 | 1 |
| 0 | 1 | 1 |
| 0 | 0 | 0 |



Negative logic levels

| $A$ | $B$ | $F$ |
| :---: | :---: | :---: |
| 1 | 1 | 0 |
| 1 | 0 | 0 |
| 0 | 1 | 0 |
| 0 | 0 | 1 |



S $\quad$ Bubble Matching

2/e

- Active low signals are signified by a prime or overbar or /.
- Active high: enable
- Active low: enable', enable, enable/
- Discuss microwave oven control:
- Active high: Heat = DoorClosed • Start
- Active low: ? (hint: begin with AND gate as before.)

S Fig. A. 19 Bubble Matching (Cont'd.)

(a)

(c)

(b)

Bubble match

(d)

## S <br> Digital Components

- High level digital circuit designs are normally made using collections of logic gates referred to as components, rather than using individual logic gates. The majority function can be viewed as a component.
- Levels of integration (numbers of gates) in an integrated circuit (IC):
- small scale integration (SSI): 10-100 gates.
- medium scale integration (MSI): 100 to 1000 gates.
- Large scale integration (LSI): 1000-10,000 logic gates.
- Very large scale integration (VLSI): 10,000-upward.
- These levels are approximate, but the distinctions are useful in comparing the relative complexity of circuits.
- Let us consider several useful MSI components:

Fig A. 20 The
Data Sheet
SN7400 QUADRUPLE 2-INPUT POSITIVE-NAND GATES
description

recommended operating conditions
logic diagram (positive logic)


|  |  |  |  |  |  |
| :---: | :--- | ---: | ---: | :---: | :---: |
| $\mathbf{V}_{\mathrm{CC}}$ | Supply voltage | 4.75 | 5 | 5.25 |  |
| $\mathrm{~V}_{\mathbf{I H}}$ | High-level input voltage | 2 |  | V |  |
| $\mathrm{~V}_{\mathbf{I L}}$ | Low-level input voltage |  | 0.8 | V |  |
| $\mathrm{I}_{\mathrm{OH}}$ | High-level output current |  | -0.4 | mA |  |
| $\mathrm{I}_{\mathrm{OL}}$ | Low-level output current |  | 16 | mA |  |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free-air temperature | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |  |

electrical characteristics over recommended operating free-air temperature range

| VALUE | OPERATING CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA}$ | 2.4 | 3.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{V}_{\mathrm{IH}}=2 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=16 \mathrm{~mA}$ |  | 0.2 | 0.4 | V |
| $\mathrm{I}_{\mathbf{H}}$ | $\mathrm{V}_{\text {cc }}=\mathrm{MAX}, \mathrm{V}_{\mathrm{l}}=2.4 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
| ILL | $\mathrm{V}_{\text {cc }}=\mathrm{MAX}, \mathrm{V}_{\mathrm{l}}=0.4 \mathrm{~V}$ |  |  | - 1.6 | mA |
| $\mathrm{I}_{\mathrm{CCH}}$ | $\mathrm{V}_{\text {cc }}=$ MAX, $\mathrm{V}_{1}=0 \mathrm{~V}$ |  | 4 | 8 | mA |
| $\mathrm{I}_{\mathrm{CCL}}$ | $\mathrm{V}_{\mathrm{cc}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{l}}=4.5 \mathrm{~V}$ |  | 12 | 22 | mA |

switching characteristics, $\mathbf{V}_{\mathbf{C C}}=5 \mathbf{V}, \mathbf{T}_{\mathbf{A}}=25^{\circ} \mathbf{C}$

| PARAMETER | FROM (input) | TO (output) | TEST CONDITIONS | MIN NOM MAX | UNIT |  |
| :---: | :---: | :---: | :---: | ---: | :---: | :---: |
| $\mathbf{t}_{\text {PLH }}$ | A or B | $\mathbf{Y}$ | $\mathbf{R}_{\mathrm{L}}=400 \Omega$ | 11 | 22 | ns |
| $\mathrm{t}_{\text {PHL }}$ |  |  | $\mathbf{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 7 | 15 | ns |
|  |  |  |  |  |  |  |

Figs A.21, A. 22 The Multiplexer



Control inputs

$$
F=\bar{A} \bar{B} D_{0}+\bar{A} B D_{1}+A \bar{B} D_{2}+A B D_{3}
$$



Fig A. 23 Implementing the Majority Function with an 8-1 Mux

| $A$ | $B$ | $C$ | $M$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |



Principle: Use the mux select to pick out the selected minterms of the function.

## C

## Fig. A. 24 More Efficiency: Using a 4-1 Mux to Implement the Majority F'n.

$\left.\begin{array}{|lll|l|}\hline A & B & C & F \\ \hline 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 \\ 0 & 1 & 0 & 1 \\ 0 & 1 & 1 & 1 \\ 1 & 0 & 0 & 0 \\ 1 & 0 & 1 & 1 \\ 1 & 1 & 0 & 1 \\ 1 & 1 & 1 & 0 \\ \hline\end{array}\right]$


Principle: Use the A and B inputs to select a pair of minterms. The value applied to the MUX input is selected from $\{0,1, \mathrm{C}, \mathrm{C}\}$ to pick the desired behavior of the minterm pair.

## S <br> Fig. A. 25 The Demultiplexer (DEMUX)



| $D$ | $A$ | $B$ | $F_{0}$ | $F_{1}$ | $F_{2}$ | $F_{3}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 | 1 |

## C

B'ig's. A. 26 and A.27: The Demultiplexer is a Decoder with an Enable Input
2/e

## Compare to <br> Fig A. 28



Fig A. 28 A 2-4 Decoder
$\mathrm{A}_{\mathrm{A}: 27}$


## S Fig A. 29 Using a Decoder to Implement the Majority Function



2/e An encoder translates a set of inputs into a binary encoding,

- Can be thought of as the converse of a decoder.
- A priority encoder imposes an order on the inputs.
- $A_{i}$ has a higher priority than $A_{i+1}$

$$
\begin{aligned}
& A_{0}-00 \\
& A_{1}-01 \\
& A_{2}-F_{0} \\
& A_{3}-10 \\
& F_{1} \\
& F_{0}=\bar{A}_{0} \bar{A}_{1} A_{3}+\bar{A}_{0} \bar{A}_{1} A_{2} \\
& F_{1}=\bar{A}_{0} \bar{A}_{2} A_{3}+\bar{A}_{0} A_{1}
\end{aligned}
$$

| $A_{0}$ | $A_{1}$ | $A_{2}$ | $A_{3}$ | $F_{0}$ | $F_{1}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 0 | 1 | 0 | 1 | 0 |
| 0 | 0 | 1 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 |



## C

## S| Fig A. 32 Programmable Logic Arrays (PLAs)

- A PLA is a customizable AND matrix followed by a customizable OR matrix:

${ }^{\text {S }}$ Fig. A. 33 Using a PLA to Implement the Majority Function

S Using PLAs to Implement an Adder
Figs A.34-36



| $A_{i}$ | $B_{i}$ | $C_{i}$ | $S_{i}$ | $C_{i+1}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |



S|Fig A. 37 A Multi-Bit RippleCarry Adder
A
2/e


Fig A. 38 PLA Realization of a FA


## Reduction (Simplification) of Boolean Expressions

- It may be possible to simplify the canonical SOP or POS forms.
- A smaller Boolean equation translates to a lower gate count in the target circuit.
- We discuss two methods: algebraic reduction and Karnaugh map reduction.


## The Algebraic Method

## Consider the majority function, F :

$$
\begin{array}{lc}
F=\bar{A} B C+A \bar{B} C+A B \bar{C}+A B C & \\
F=\bar{A} B C+A \bar{B} C+A B(\bar{C}+C) & \text { Distributive Property } \\
F=\bar{A} B C+A \bar{B} C+A B(1) & \text { Complement Property } \\
F=\bar{A} B C+A \bar{B} C+A B & \text { Identity Property } \\
F=\bar{A} B C+A \bar{B} C+A B+A B C & \text { Idempotence } \\
F=\bar{A} B C+A C(\bar{B}+B)+A B & \text { Identity Property } \\
F=\bar{A} B C+A C+A B & \text { Complement and Identity } \\
F=\bar{A} B C+A C+A B+A B C & \text { Idempotence } \\
F=B C(\bar{A}+A)+A C+A B & \text { Distributive } \\
F=B C+A C+A B & \text { Complement and Identity }
\end{array}
$$

S

## Fig A. 40 Venn Diagrams



Each distinct region in the "Universe" represents a minterm. This diagram can be transformed into a Karnaugh Map.

S Fig A. 41 A K-Map of the Majority Function

Place a " 1 " in each cell that has a that minterm. Cells on the outer edge of the map "wrap around"

| Minterm Index | A | B | C | F |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 |
| 2 | 0 | 1 | 0 | 0 |
| 3 | 0 | 1 | 1 | 1 |
| 4 | 1 | 0 | 0 | 0 |
| 5 | 1 | 0 | 1 | 1 |
| 6 | 1 | 1 | 0 | 1 |
| 7 | 1 | 1 | 1 | 1 |



The map contains all the minterms. Adjacent 1's in the K-Map satisfy the Complement property of Boolean Algebra.

Fig A. 42 Adjacency Groupings for the Majority Function

$M=B C+A C+A B$

$M=B C+A C+A B$

## S| Fig A. 44 Minimal and not Minimal Groupings



$$
\begin{gathered}
F=\bar{A} B \bar{C}+\bar{A} C D+ \\
A B C+A \bar{C} D
\end{gathered}
$$



$$
\begin{gathered}
F=B D+\overline{A B} \bar{C}+\bar{A} C D+ \\
A B C+A \bar{C} D
\end{gathered}
$$

S Fig A. 45 The Corners are Logically Adjacent


$$
F=B C D+\bar{B} \bar{D}+\bar{A} B
$$

## S A. 46 Two Different Minimized Equations



$$
F=\bar{B} \bar{C} \bar{D}+B D
$$


$F=\bar{A} \bar{B} \bar{D}+B D$

## S <br> Speed and Performance

- The speed of a digital system is governed by
- the propagation delay through the logic gates and
- the propagation across interconnections.

C


## Circuit Depth Affects Propagation Delay—Fig



$$
\begin{aligned}
F(A B C D) & =\bar{A} \bar{B} \bar{C} \bar{D}+\bar{A} \bar{B} C D+\bar{A} B \bar{C} D+\bar{A} B C \bar{D}+A \bar{B} \bar{C} D+A B C D \\
& =(\bar{B} \bar{C}+B C) A D+(\bar{B} C+B \bar{C}) \bar{A} D+(\bar{B} \bar{C}+B C)
\end{aligned}
$$

## S <br> Fig A. 49 Fanin may Affect Circuit Depth




Associative law of Boolean algebra:

$$
A+B+C+D=(A+B)+(C+D)
$$

$((A+B)+C)+D$
Degenerate tree

S Sequential Logic

- The combinational logic circuits we have been studying so far have no memory. The outputs always follow the inputs.
- There is a need for circuits with a memory, which behave differently depending upon their previous state.
- An example is the vending machine, which must remember how many and what kinds of coins have been inserted, and which behave according to not only the current coin inserted, but also upon how many and what kind of coins have been deposited previously.
- These are referred to as finite state machines, because they can have at most a finite number of states.

Fig A. 50 Classical Model of a Finite State Machine (FSM)


S A. 51 A NOR Gate with a Lumped Delay


Timing behavior

This delay between input and output is at the basis of the functioning of an important memory element, the flip-flop.


## A. 52 The S-R (Set-Reset) Flip-Flop



| $Q_{t}$ | $S_{t}$ | $R_{t}$ | $Q_{i+1}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | (disallowed) |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | (disallowed) |



Timing behavior

The S-R flip-flop is an active high (positive logic) device.

## C ${ }^{\text {C }}$ I Fig A. 53 Converting a NOR S-R to an NAND S-



## Fig A. 54 A Circuit with a Hazard

 such hazards.

## Fig A. 55 The Clock Paces the System



In a positive logic system, the "action"happens when the clock is high, or positive. The low part of the clock cycle allows propagation between subcircuits, so their inputs are stable at the correct value when the clock next goes high.

## S <br> A. 56 A Clocked S-R Flip-Flop

A
2/e


R $\qquad$


Timing behavior

The clock signal, CLK, turns on the inputs to the flip-flop.

## C

## S Fig A. 57 The Clocked D (Data) Flip-Flop

Circuit


The clocked D flip-flop, sometimes called a latch, has a potential problem: If D changes while the clock is high, the output will also change. The MasterSlave flip-flop solves this problem:
$\mathbf{n}^{S}$
$\mathbf{A}$
$2 / e^{2}$

## A. 58 The Master-Slave Flip-Flop



The rising edge of the clock clocks new data into the Master, while the slave holds previous data. The falling edge clocks the new Master data into the Slave.

## S <br> Fig A. 59 The Basic J-K Flip-Flop


-The J-L flip-flop eliminates the S=R=1 problem of the S-R flip-flop, because $Q$ enables $J$ while $Q$ ' disables $K$, and vice-versa.
-However there is still a problem. If J goes momentarily to 1 and then back to 0 while the flip-flop is active and in the reset, the flip-flop will "catch" the 1.
-This is referred to as " 1 's catching."
-The J-K Master-Slave flip-flop solves this problem.

Fig A. 61 The Master-Slave J-K Flip-Flop
A
2/e


## S <br> Fig A. 60 The T (Toggle) Flip-Flop



Circuit


Symbol

- The presence of a constant 1 at $J$ and $K$ means that the flip-flop will change its state from 0-1 or 1-0 each time it is clocked by the T (Toggle) input.


## C



- When the clock is high, the two input latches output 0, so the Main latch remains in its previous state, regardless of changes in D.
- When the clock goes high-low, values in the two input latches will affect the state of the Main latch.
- While the clock is low, D cannot affect the Main latch.


## C

## S

Fig A. 63 Finite State Machine Design Example: The Modulo-4 Counter

2/e Counter has a clock input, CLK, and a RESET input.

- Has two output lines, which must take values of 00, 01, 10, and 11 on subsequent clock cycles.


- The state diagram and state table tell "all there is to know" about the FSM, and are the basis for a provably correct design.

| Fig A.67a |  |  |  |
| :---: | :---: | :---: | :---: |
| r(t) | $\mathbf{S}_{1}(t) S_{0}(t)$ | $\mathrm{s}_{1} \mathrm{~s}_{0}(\mathrm{t}+1)$ | $q_{1} q_{0}(t+1)$ |
| 0 | 00 | 01 | 01 |
| 0 | 01 | 10 | 10 |
| 0 | 10 | 11 | 11 |
| 0 | 11 | 00 | 00 |
| 1 | 00 | 00 | 00 |
| 1 | 01 | 00 | 00 |
| 1 | 10 | 00 | 00 |
| 1 | 11 | 00 | 00 |

- Develop equations from this truth table for $\mathrm{s}_{0}(\mathrm{t}+1), \mathrm{s}_{1}(\mathrm{t}+1)$, $\mathrm{q}_{0}(\mathrm{t}+1)$, and $\mathrm{q}_{1}(\mathrm{t}+1)$ from inputs $\mathrm{r}(\mathrm{t}), \mathrm{s}_{0}(\mathrm{t})$ and $\mathrm{s}_{1}(\mathrm{t})$


## Fig A.67b

$$
\begin{aligned}
& s_{0}(t+1)=\overline{r(t) s_{1}(t) s_{0}(t)}+\overline{r(t)} s_{1}(t) \overline{s_{0}(t)} \\
& s_{1}(t+1)=\overline{r(t) s_{1}(t)} s_{0}(t) \\
& q_{0}(t+1)=\overline{r(t)} s_{1}(t) s_{1}(t) s_{0}(t) \\
& s_{0}(t) \\
& q_{1}(t+1)=\overline{r(t) s_{1}(t)} s_{0}(t)+\overline{r(t)} s_{1}(t) \overline{s_{0}(t)}
\end{aligned}
$$

Implement these equations

## Fig A. 68

## Circuit for a 2-bit counter:



There are many simpler techniques for implementing counters.

S Example A.2: A Sequence Detector

- Design a machine that outputs a 1 when exactly 2 of the last 3 inputs are 1.
- e.g. input sequence of 011011100 produces an output sequence of 001111010
- Assume input is a 1-bit serial line.
- Use D flip-flops and 8-1 Multiplexers
- Begin by constructing a state transition diagram:

Fig A. 69 State Transition Diagram for Sequence Detector

- Design a machine that
2/Outputs a 1 when exactly 2 of the last 3

-Discuss: the "meaning" of each state.

| Pres. | X |  |
| :--- | :---: | :---: |
| State | 0 | 1 |
| $\mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}$ | $\mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0} \mathrm{Z}$ | $\mathrm{S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0} \mathrm{Z}$ |
| $\mathrm{A}=000$ | $001 / 0$ | $010 / 0$ |
| $\mathrm{~B}=001$ | $011 / 0$ | $100 / 0$ |
| $\mathrm{C}=010$ | $101 / 0$ | $110 / 0$ |
| $\mathrm{D}=011$ | $011 / 0$ | $100 / 0$ |
| $\mathrm{E}=100$ | $101 / 0$ | $110 / 1$ |
| $\mathrm{~F}=101$ | $011 / 0$ | $100 / 1$ |
| $\mathrm{G}=110$ | $101 / 1$ | $110 / 0$ |

-Convert table to truth table (how?).
-Solve for $\mathbf{S}_{\mathbf{2}} \mathbf{s}_{\mathbf{1}} \mathbf{s}_{\mathbf{0}}$ and $\mathbf{Z}$.

## S <br> Fig A. 72 Logic Diagram for Seq. Det.

A
2/e


S Ex A. 3 A Vending Machine Controller

- Acepts nickel, dime, and quarter. When value of money inserted equals or exceeds twenty cents, machine vends item and returns change if any, and waits for next transaction.
- Implement with PLA and D flip-flops.



## S| Fig A.75b Truth Table for Vending Machine

| Base 10 equivalent | Present state Coin |  |  |  | Dispense |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\overbrace{s_{1} s_{0}}^{\begin{array}{l} \text { Next } \\ \text { setaet } \end{array}}$ | $\mid$ | Retur | rn n <br> Retu <br> 1 <br> $\mathrm{z}_{0}$ |
| 0 | 0 | 0 | 0 | 0 | 01 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 10 | 0 | 0 | 0 |
| 2 | 0 | 0 | 1 | 0 | 00 | 1 | 1 | 0 |
| 3 | 0 | 0 | 1 | 1 | d d | d | d |  |
| 4 | 0 | 1 | 0 | 0 | 10 | 0 | 0 | 0 |
| 5 | 0 | 1 | 0 | 1 | 11 | 0 | 0 | 0 |
| 6 | 0 | 1 | 1 | 0 | 00 | 1 | 0 |  |
| 7 | 0 | 1 | 1 | 1 | d d | d | d |  |
| 8 | 1 | 0 | 0 | 0 | 11 | 0 | 0 |  |
| 9 | 1 | 0 | 0 | 1 | 00 | 1 | 0 |  |
| 10 | 1 | 0 | 1 | 0 | 00 | 1 | 1 |  |
| 11 | 1 | 0 | 1 | 1 | d d | d | d |  |
| 12 | 1 | 1 | 0 | 0 | 00 | 1 | 0 | 0 |
| 13 | 1 | 1 | 0 | 1 | 00 | 1 | 1 | 0 |
| 14 | 1 | 1 | 1 | 0 | 01 | 1 | 1 |  |
| 15 | 1 | 1 | 1 | 1 | d d | d | d |  |

(b)

Fig A. 75 a)FSM, b)Truth Table, c)PLA realization


S Mealy vs. Moore Machines

2/e Mealy Model: Outputs are functions of Inputs and Present State.

- Previous FSM designs were Mealy Machines, because next state was computed from present state and inputs.
(a)

- Moore Model: Outputs are functions of Present State

- Both are equally powerful.


## Fig A. 77 Tri-state Buffers

| C | A | F |
| :---: | :---: | :---: |
| 0 | 0 | $\varnothing$ |
| 0 | 1 | $\varnothing$ |
| 1 | 0 | 0 |
| 1 | 1 | 1 |


| C | A | F |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | $\varnothing$ |
| 1 | 1 | $\varnothing$ |



Tri-state buffer


Tri-state buffer, inverted control

- There is a third state: High impedance. This means the gate output is essentially disconnected from the circuit.
- This state is indicated by $\varnothing$ in the figure.


## Fig A78, A79 Registers

## Gate-Level View



Chip-Level View


Fig A. 80 A Left-Right Shift Register with Parallel Read and Write

| Control | Function |  |
| :--- | :--- | :--- |
| $c_{1}$ | $c_{0}$ |  |
| 0 | 0 | No change |
| 0 | 1 | Shift left |
| 1 | 0 | Shift right |
| 1 | 1 | Parallel load |



## S Fig A. 81 A Modulo 8 (3-bit) Ripple Counter

Note the use of the T flip-flops. They are used to toggle the input of the next flipflop when its output is 1 .


Timing behavior

