

Appendix A: Digital Logic

By Miles Murdocca Internet Institute USA



Review for Exam 2 on Nov 29, 2010

- Topics:
 - SRC
 - RTN
 - Your project 1.
- Code
 - Determine the maximum value of a list of ten values. Use the SRC to code. Turn in the code. The first value resides on 0000FFFC.
- Chapter 2
 - Exercises 2.7, 2.16, 2.19, 2.21, 2.23, 2.24, 2.25, 2.26, 2.27
 - Check out exercise 2.30!!! A que se parece?



Chapter Contents

A.1 Combinational Logic A₂ Truth Tables A.3 Logic Gates A.4 Boolean Algebra A.5 SOP Forms, Logic Diagrams A.6 POS Forms A.7 Positive and Negative Logic A.8 The Data Sheet A.9 Digital Components A.10 Simplification of Exprs.

A.11 Speed and Performance
A.12 Sequential Logic
A.13 JK and T Flip Flops
A.14 Design of Finite State Machines
A.15 Mealy and Moore Machines
A.16 Registers
A.17 Counters



Some Definitions


- Combinational logic: a digital logic circuit in which logical decisions are made based only on combinations of the inputs. e.g. an adder.
- Sequential logic: a circuit in which decisions are made based on combinations of the current inputs as well as the past history of inputs. e.g. a memory unit.
- Finite state machine: a circuit which has an internal state, and whose outputs are functions of both current inputs and its internal state. e.g. a vending machine controller.



The Combinational Logic Unit

translates a set of inputs into a set of outputs according to one or more mapping functions.

- Inputs and outputs for a CLU normally have two distinct (binary) values: high and low, 1 and 0, 0 and 1, or 5 v. and 0 v. for example.
- The outputs of a CLU are strictly functions of the inputs, and the outputs are updated immediately after the inputs change. A set of inputs i0 in are presented to the CLU, which produces a set of outputs according to mapping functions f0 fm




C S D A

Truth Tables

- Developed in 1854 by George Boole
- 2/e further developed by Claude Shannon (Bell Labs)
 - Outputs are computed for all possible input combinations (how many input combinations are there?

Consider a room with two light switches. How must they work[†]?



[†]Don't show this to your electrician, or wire your house this way. This circuit definitely violates the electric code. The practical circuit never leaves the lines to the light "hot" when the light is turned off. Can you figure how?




Truth Tables Showing All Possible Functions of Two Binary Variables

Α	В	False	AND	$A\overline{B}$	A	$\overline{A}B$	В	XOR	OR
0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	1	1	1	1
1	0	0	0	1	1	0	0	1	1
1	1	0	1	0	1	0	1	0	1

Α	В	NOR	XNOR	B	$A + \overline{B}$	\overline{A}	$\overline{A} + B$	NAND	True
0	0	1	1	1	1	1	1	1	1
0	1	0	0	0	0	1	1	1	1
1	0	0	0	1	1	0	0	1	1
1	1	0	1	0	1	0	1	0	1

 The more frequently used functions have names: AND, XOR, OR, NOR, XOR, and NAND. (Always use upper case spelling.)





- Note the use of the "inversion bubble."
- (Be careful about the "nose" of the gate when drawing AND vs. OR.)


Logic symbols for NAND, NOR, XOR, and XNOR Boolean functions 2/e


Fig A.6


С


















C S D A 2/e

Tbl A.1 The Basic Properties of Boolean Algebra

		9		Principle of duality: The
e	Relationship	Dual	Property	dual of a Boolean function is gotten by replacing AND with OR
	A B = B A	A+B = B+A	Commutative	and OR with AND, constant 1s by 0s, and
	A (B+C) = A B + A C	A+B C = (A+B) (A+C)	Distributive	0s by 1s
	1 A = A	0 + A = A	Identity	Postulates
	$A\overline{A} = 0$	$A + \overline{A} = 1$	Inverse	
	0A = 0	1 + A = 1	Null	
	A A = A	A + A = A	Idempotence	•
	$\underline{A} (B C) = (A B) C$	A + (B + C) = (A + B) + C	Associative	Theorems
	$\overline{\overline{A}} = A$		Complement	
	$\overline{A B} = \overline{A} + \overline{B}$	$\overline{A+B} = \overline{A}\overline{B}$	DeMorgan's Theorem	A, B, etc. are Literals; 0 and
	$AB + \overline{A}C + BC$	$(A+B)(\overline{A}+C)(B+C)$	Consensus	1 are
	$= AB + \overline{AC}$	$= (A+B)(\overline{A}+C)$	Theorem	constants.




Discuss: Applying DeMorgan's theorem by "pushing the bubbles," and "bubble tricks."



The Sum-of-Products (SOP) Form

Fig. A.14—Truth Table for The Majority Function


Minterm	А	В	С	F
Index				
0	0	0	0	0
1	0	0	1	0
2	0	1	0	0
3	0	1	1	1
4	1	0	0	0
5	1	0	1	1
6	1	1	0	1
7	1	1	1	1




- transform the function into a two-level AND-OR equation
- implement the function with an arrangement of logic gates from the set {AND, OR, NOT}
- M is true when A=0, B=1, and C=1, or when A=1, B=0, and C=1, and so on for the remaining cases.
- Represent logic equations by using the sum-of-products (SOP) form




- The SOP form for the 3-input majority gate is:
- $M = ABC + ABC + ABC + ABC = m3 + m5 + m6 + m7 = \Sigma (3, 5, 6, 7)$
- Each of the 2ⁿ terms are called minterms, running from 0 to 2ⁿ 1
- Note the relationship between minterm number and boolean value.
- Discuss: common-sense interpretation of equation.



Discuss: What is the Gate Count?








A
Positive logic: truth, or assertion is represented by logic 1, higher voltage;
2/e falsity, de- or unassertion, logic 0, is represented by lower voltage.
Negative logic: truth, or assertion is represented by logic 0, lower voltage; falsity, de- or unassertion, logic 1, is represented by lower voltage

Gate Logic: Positive vs. Negative Logic

Normal Convention: Postive Logic/Active High Low Voltage = 0; High Voltage = 1





Dual Operations

C

S

Fig A.18 Positive and Negative Logic (Cont'd.)

Voltage levels

С


Π

Α

<mark>2/</mark>e

S

А	В	F
low	low	low
low	high	low
high	low	low
high	high	high





Positive logic levels

Α	В	F	
0	0	0	
0	1	0	
1	0	0	
1	1	1	



Negative logic levels







Voltage levels


А	В	F
low	low	high
low	high	high
high	low	high
high	high	low


A - Physical B NAND gate F Positive logic levels





Negative logic levels








Bubble Matching

- Active low signals are signified by a prime or overbar or /.
- Active high: enable _____
- Active low: enable', enable, enable/
- Discuss microwave oven control:
- Active high: Heat = DoorClosed Start
- Active low: ? (hint: begin with AND gate as before.)






Digital Components

- High level digital circuit designs are normally made using collections of logic gates referred to as components, rather than using individual logic gates. The majority function can be viewed as a component.
- Levels of integration (numbers of gates) in an integrated circuit (IC):
- small scale integration (SSI): 10-100 gates.
- medium scale integration (MSI): 100 to 1000 gates.
- Large scale integration (LSI): 1000-10,000 logic gates.
- Very large scale integration (VLSI): 10,000-upward.
- These levels are approximate, but the distinctions are useful in comparing the relative complexity of circuits.
- Let us consider several useful MSI components:



Fig A.20 The Data Sheet



logic diagram (positive logic)			MIN	NOM	MAX	UNIT
1A	v _{cc}	Supply voltage	4.75	5	5.25	V
2A 2V	VIH	High-level input voltage	2			V
2B - 3Y	VIL	Low-level input voltage			0.8	V
	I _{ОН}	High-level output current			- 0.4	mA
4A 4B — 4Y	I _{OL}	Low-level output current			16	mA
$Y = \overline{A B}$	TA	Operating free-air temperature	0		70	°C


electrical characteristics over recommended operating free-air temperature range

VALUE	OPERATING CONDITIONS	MIN	TYP	MAX	UNIT
V _{OH}	V_{CC} = MIN, V_{IL} = 0.8 V, I_{OH} = -0.4 mA	2.4	3.4		V
V _{OL}	$V_{CC} = MIN, V_{IH} = 2 V, I_{OL} = 16 mA$		0.2	0.4	V
Чн	$V_{CC} = MAX, V_I = 2.4 V$			40	μA
Ι _{ΙL}	$V_{CC} = MAX, V_I = 0.4 V$			- 1.6	mA
I _{ССН}	$V_{CC} = MAX, V_I = 0 V$		4	8	mA
I _{CCL}	$V_{CC} = MAX, V_I = 4.5 V$		12	22	mA


switching characteristics, V_{CC} = 5 V, T_A = 25° C

PARAMETER	FROM (input)	TO (output)	TEST CONDITIONS	MIN NOM	MAX	UNIT
t _{PLH}	A or B	Y	R _L = 400 Ω	11	22	ns
t _{PHL}		•	С _L = 15 рF	7	15	ns

Figs A.21, A.22 The Multiplexer



$$\mathsf{F} = \overline{\mathsf{A}} \ \overline{\mathsf{B}} \ \mathsf{D}_0 + \overline{\mathsf{A}} \ \mathsf{B} \ \mathsf{D}_1 + \mathsf{A} \ \overline{\mathsf{B}} \ \mathsf{D}_2 + \mathsf{A} \ \mathsf{B} \ \mathsf{D}_3$$



C S


D

Α

<mark>2/</mark>e




Fig A.23 Implementing the Majority Function with an 8-1 Mux



Principle: Use the mux select to pick out the selected minterms of the function.




Fig. A.24 More Efficiency: Using a 4-1 Mux to Implement the Majority F'n.




Principle: Use the A and B inputs to select a pair of minterms. The value applied to the MUX input is selected from {0, 1, C, C} to pick the desired behavior of the minterm pair.




Fig. A.25 The Demultiplexer (DEMUX)




D	А	В	F ₀	F_1	F_2	F ₃
0	0	0	0	0	0	0
0	0	1	0	0	0	0
0	1	0	0	0	0	0
0	1	1	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1









Figs A.30, 31, The Priority Encoder

An encoder translates a set of inputs into a binary encoding,

- Can be thought of as the converse of a decoder.
- A priority encoder imposes an order on the inputs.
- A_i has a higher priority than A_{i+1}


С

D

Α


2/e


S








 A PLA is a customizable AND matrix followed by a customizable OR matrix:











Cout

Sum



Reduction (Simplification) of Boolean Expressions

- It may be possible to simplify the canonical SOP or POS forms.
- A smaller Boolean equation translates to a lower gate count in the target circuit.
- We discuss two methods: algebraic reduction and Karnaugh map reduction.




The Algebraic Method


Consider the majority function, F:

 $F = \overline{A}BC + A\overline{B}C + AB\overline{C} + ABC$ $F = \overline{A}BC + A\overline{B}C + AB(\overline{C} + C)$ **Distributive Property** $F = \overline{A}BC + A\overline{B}C + AB(1)$ Complement Property $F = \overline{A} BC + A\overline{B} C + AB$ **Identity Property** $F = \overline{A}BC + A\overline{B}C + AB + ABC$ Idempotence $F = \overline{A}BC + AC(\overline{B} + B) + AB$ **Identity Property** $F = \overline{A}BC + AC + AB$ Complement and Identity $F = \overline{A}BC + AC + AB + ABC$ Idempotence $F = BC(\overline{A} + A) + AC + AB$ Distributive F = BC + AC + ABComplement and Identity






Each distinct region in the "Universe" represents a minterm. This diagram can be transformed into a Karnaugh Map.




The map contains all the minterms. Adjacent 1's in the K-Map satisfy the Complement property of Boolean Algebra.







M = BC + AC + AB







M = BC + AC + AB














• The speed of a digital system is governed by

- the propagation delay through the logic gates and
- the propagation across interconnections.






 $F(ABCD) = \overline{AB} \,\overline{CD} + ABCD$ $= (\overline{BC} + BC)AD + (\overline{BC} + B\overline{C})\overline{AD} + (\overline{BC} + BC)$






Sequential Logic

- The combinational logic circuits we have been studying so far have no memory. The outputs always follow the inputs.
- There is a need for circuits with a memory, which behave differently depending upon their previous state.
- An example is the vending machine, which must remember how many and what kinds of coins have been inserted, and which behave according to not only the current coin inserted, but also upon how many and what kind of coins have been deposited previously.
- These are referred to as *finite state machines*, because they can have at most a finite number of states.






This delay between input and output is at the basis of the functioning of an important memory element, the *flip-flop*.




A.52 The S-R (Set-Reset) Flip-Flop

~





Qt	S _t	R_{t}	Q _{i+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	(disallowed)
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	(disallowed)




Timing behavior


The S-R flip-flop is an active high (positive logic) device.








such hazards.





In a positive logic system, the "action" happens when the clock is high, or positive. The low part of the clock cycle allows propagation between subcircuits, so their inputs are stable at the correct value when the clock next goes high.



Timing behavior


The clock signal, CLK, turns on the inputs to the flip-flop.






The clocked D flip-flop, sometimes called a latch, has a potential problem: If D changes while the clock is high, the output will also change. The Master-Slave flip-flop solves this problem:

Π



The rising edge of the clock clocks new data into the Master, while the slave holds previous data. The falling edge clocks the new Master data into the Slave.




•The J-L flip-flop eliminates the S=R=1 problem of the S-R flip-flop, because Q enables J while Q' disables K, and vice-versa.


•However there is still a problem. If J goes momentarily to 1 and then back to 0 while the flip-flop is active and in the reset, the flip-flop will "catch" the 1.


•This is referred to as "1's catching."

•The J-K Master-Slave flip-flop solves this problem.










 The presence of a constant 1 at J and K means that the flip-flop will change its state from 0-1 or 1-0 each time it is clocked by the T (Toggle) input.



- When the clock is high, the two input latches output 0, so the Main latch remains in its previous state, regardless of changes in D.
- When the clock goes high-low, values in the two input latches will affect the state of the Main latch.
- While the clock is low, D cannot affect the Main latch.




Fig A.64 State Transition Diagram for a Modulo(4) Counter Next State

2/e				Next St	ate
Output 00 state	Output 01 state ,		Present State	RES	ET
0/01	Sidie			0	1
RESET		State	A	B/01	A/00
1/00 (A)	(в)	Table	В	C/10	A/00
	\rightarrow		С	D/11	A/00
q ₁ q ₀ 1/00			D	A/00	A/00
1/00 0/10	0/00		Present State	RES	ET
	1/00			0	1
		State	A:00	01	00
C 0/11		Table	B:01	10	00
\sim	\searrow	With	C:10	11	00
/ Output 10	\ Output 11	States	D:11	00	00
state	state	Assigne	ed		

 The state diagram and state table tell "all there is to know" about the FSM, and are the basis for a provably correct design.

С

S

D

Α

C S D A	Fig A.67a						
<mark>2/</mark> e	r(t)	S ₁ (t)S ₀ (t)	s₁s₀(t+1)	q₁q₀(t+1)			
	0	00	01	01			
	0	01	10	10			
	0	10	11	11			
	0	11	00	00			
	1	00	00	00			
	1	01	00	00			
	1	10	00	00			
	1	11	00	00			

Develop equations from this truth table for s₀(t+1), s₁(t+1), q₀(t+1), and q₁(t+1) from inputs r(t), s₀(t) and s₁(t)




$$s_0(t+1) = \overline{r(t)s_1(t)s_0(t)} + \overline{r(t)s_1(t)s_0(t)}$$
$$s_1(t+1) = \overline{r(t)s_1(t)s_0(t)} + \overline{r(t)s_1(t)s_0(t)}$$
$$q_0(t+1) = \overline{r(t)s_1(t)s_0(t)} + \overline{r(t)s_1(t)s_0(t)}$$
$$q_1(t+1) = \overline{r(t)s_1(t)s_0(t)} + \overline{r(t)s_1(t)s_0(t)}$$

Implement these equations



Fig A.68

Circuit for a 2-bit counter:




There are many simpler techniques for implementing counters.



Example A.2: A Sequence Detector


- Design a machine that outputs a 1 when exactly 2 of the last 3 inputs are 1.
- e.g. input sequence of 011011100 produces an output sequence of 001111010
- Assume input is a 1-bit serial line.
- Use D flip-flops and 8-1 Multiplexers
- Begin by constructing a state transition diagram:



•Discuss: the "meaning" of each state.



Fig A.72 Logic Diagram for Seq. Det.






- Acepts nickel, dime, and quarter. When value of money inserted equals or exceeds twenty cents, machine vends item and returns change if any, and waits for next transaction.
- Implement with PLA and D flip-flops.



Fig A.73 State Trans. Diagram for Vending Machine Controller




C S D A 2/e

Fig A.75b Truth Table for Vending Machine

	Dispense								
	Present			Next		R	Return nickel		
	sta	ate	Cç	pin	sta	te			Return dime
Base 10 equivalent	s ₁	s ₀	$\overline{x_1}$	x ₀	s ₁	s ₀	z ₂	z ₁	z ₀
0	0	0	0	0	0	1	0	0	0
1	0	0	0	1	1	0	0	0	0
2	0	0	1	0	0	0	1	1	0
3	0	0	1	1	d	d	d	d	d
4	0	1	0	0	1	0	0	0	0
5	0	1	0	1	1	1	0	0	0
6	0	1	1	0	0	0	1	0	1
7	0	1	1	1	d	d	d	d	d
8	1	0	0	0	1	1	0	0	0
9	1	0	0	1	0	0	1	0	0
10	1	0	1	0	0	0	1	1	1
11	1	0	1	1	d	d	d	d	d
12	1	1	0	0	0	0	1	0	0
13	1	1	0	1	0	0	1	1	0
14	1	1	1	0	0	1	1	1	1
15	1	1	1	1	d	d	d	d	d



Fig A.75 a)FSM, b)Truth Table, c)PLA realization



Mealy vs. Moore Machines

Mealy Model: Outputs are functions of Inputs and Present State.

С


Π

Α


2/e

S


 Previous FSM designs were Mealy Machines, because next state was computed from present state and inputs.




 Moore Model: Outputs are functions of Present State only.




• Both are equally powerful.



- There is a third state: High impedance. This means the gate output is essentially disconnected from the circuit.
- This state is indicated by \emptyset in the figure.



Chip-Level View




Q₃


 \dot{Q}_2

Q1

 Q_0



Computer Systems Design and Architecture Second Edition



Timing behavior