

# Chapter 4: Processor Design

## Topics

- 4.1 The Design Process**
- 4.2 A 1-Bus Microarchitecture for the SRC**
- 4.3 Data Path Implementation**
- 4.4 Logic Design for the 1-Bus SRC**
- 4.5 The Control Unit**
- 4.6 The 2- and 3-Bus Processor Designs**
- 4.7 The Machine Reset**
- 4.8 Machine Exceptions**


# Abstract and Concrete Register Transfer Descriptions

- **The abstract RTN for SRC in Chapter 2 defines “what,” not “how”**
- **A concrete RTN uses a specific set of real registers and buses to accomplish the effect of an abstract RTN statement**
- **Several concrete RTNs could implement the same ISA**


# A Note on the Design Process

- **This chapter presents several SRC designs**
- **We started in Chapter 2 with an informal description**
- **In this chapter we will propose several block diagram architectures to support the abstract RTN, then we will:**
  - **Write concrete RTN steps consistent with the architecture**
  - **Keep track of demands made by concrete RTN on the hardware**
- **Design data path hardware and identify needed control signals**
- **Design a control unit to generate control signals**

# Fig 4.1 Block Diagram of 1-Bus SRC




# Fig 4.2 High-Level View of the 1-Bus SRC Design



# Constraints Imposed by the Microarchitecture

- One bus connecting most registers allows many different RTs, but only one at a time
- Memory address must be copied into MA by CPU
- Memory data written from or read into MD
- First ALU operand always in A, result goes to C
- Second ALU operand always comes from bus
- Information only goes into IR and MA from bus
  - A decoder (not shown) interprets contents of IR
  - MA supplies address to memory, not to CPU bus




# Abstract and Concrete RTN for SRC add Instruction

**Abstract RTN:**  $(IR \leftarrow M[PC]: PC \leftarrow PC + 4; \text{instruction\_execution});$   
 $\text{instruction\_execution} := (\dots$   
 $\text{add} (:= \text{op} = 12) \rightarrow R[\text{ra}] \leftarrow R[\text{rb}] + R[\text{rc}]:$

**Tbl 4.1 Concrete RTN for the add Instruction**

<u>Step</u>	<u>RTN</u>	
T0	$MA \leftarrow PC: C \leftarrow PC + 4;$	
T1	$MD \leftarrow M[MA]: PC \leftarrow C;$	
T2	$IR \leftarrow MD;$	
<hr/>		
T3	$A \leftarrow R[\text{rb}];$	IF
T4	$C \leftarrow A + R[\text{rc}];$	
T5	$R[\text{ra}] \leftarrow C;$	IEx.



- Parts of 2 RTs ( $IR \leftarrow M[PC]: PC \leftarrow PC + 4;$ ) done in T0
- Single add RT takes 3 concrete RTs (T3, T4, T5)

# Concrete RTN Gives Information About Sub-units

- The ALU must be able to add two 32-bit values
- ALU must also be able to increment B input by 4
- Memory read must use address from MA and return data to MD
- Two RTs separated by : in the concrete RTN, as in T0 and T1, are operations at the same clock
- Steps T0, T1, and T2 constitute instruction fetch, and will be the same for all instructions
- With this implementation, fetch and execute of the add instruction takes 6 clock cycles



# Concrete RTN for Arithmetic Instructions: addi


Abstract RTN:

**addi** ( $:= \text{op} = 13$ )  $\rightarrow R[\text{ra}] \leftarrow R[\text{rb}] + c2\langle 16..0 \rangle$   
 {2's complement sign extend} :


Concrete RTN for addi:

Step	RTN
T0.	$MA \leftarrow PC; C \leftarrow PC + 4;$
T1.	$MD \leftarrow M[MA]; PC \leftarrow C;$
T2.	$IR \leftarrow MD;$ Instr Fetch
T3.	$A \leftarrow R[\text{rb}];$ Instr Execn.
T4.	$C \leftarrow A + c2\langle 16..0 \rangle$ {sign ext.};
T5.	$R[\text{ra}] \leftarrow C;$

- Differs from add only in step T4
- Establishes requirement for sign extend hardware



# Fig 4.3 More Complete View of Registers and Buses in the 1-Bus SRC Design, Including Some Control Signals



- **Concrete RTN lets us add detail to the data path**

- **Instruction register logic and new paths**
- **Condition bit flip-flop**
- **Shift count register**

**Keep this slide in mind as we discuss concrete RTN of instructions.**

# Abstract and Concrete RTN for Load and Store

**ld** ( $:= \text{op} = 1$ )  $\rightarrow R[\text{ra}] \leftarrow M[\text{disp}] :$

**st** ( $:= \text{op} = 3$ )  $\rightarrow M[\text{disp}] \leftarrow R[\text{ra}] :$

where

**disp** $\langle 31..0 \rangle := ((\text{rb} = 0) \rightarrow \text{c2}\langle 16..0 \rangle \{\text{sign ext.}\} :$

$(\text{rb} \neq 0) \rightarrow R[\text{rb}] + \text{c2}\langle 16..0 \rangle \{\text{sign extend, 2's comp.}\} ) :$

**Tbl 4.3** The ld and St (load/store register from memory) Instructions

<u>Step</u>	<u>RTN for ld</u>	<u>RTN for st</u>
T0–T2	Instruction fetch	
T3	$A \leftarrow (\text{rb} = 0 \rightarrow 0: \text{rb} \neq 0 \rightarrow R[\text{rb}]);$	
T4	$C \leftarrow A + (16@IR\langle 16 \rangle \#IR\langle 15..0 \rangle);$	
T5	$MA \leftarrow C;$	
T6	$MD \leftarrow M[MA];$	$MD \leftarrow R[\text{ra}];$
T7	$R[\text{ra}] \leftarrow MD;$	$M[MA] \leftarrow MD;$

## Notes for Load and Store RTN

- Steps T0 through T2 are the same as for add and addi, and for all instructions
- In addition, steps T3 through T5 are the same for ld and st, because they calculate disp
- A way is needed to use 0 for R[rb] when rb = 0
- 15-bit sign extension is needed for IR<16..0>
- Memory read into MD occurs at T6 of ld
- Write of MD into memory occurs at T7 of st

# Concrete RTN for Conditional Branch

**br** ( $:= \text{op} = 8$ )  $\rightarrow$  ( $\text{cond} \rightarrow \text{PC} \leftarrow \text{R}[\text{rb}]$ ):  
**cond**  $:=$  (  $\text{c3}\langle 2..0 \rangle = 0 \rightarrow 0$ : **never**  
 $\text{c3}\langle 2..0 \rangle = 1 \rightarrow 1$ : **always**  
 $\text{c3}\langle 2..0 \rangle = 2 \rightarrow \text{R}[\text{rc}] = 0$ : **if register is zero**  
 $\text{c3}\langle 2..0 \rangle = 3 \rightarrow \text{R}[\text{rc}] \neq 0$ : **if register is nonzero**  
 $\text{c3}\langle 2..0 \rangle = 4 \rightarrow \text{R}[\text{rc}] \langle 31 \rangle = 0$ : **if positive or zero**  
 $\text{c3}\langle 2..0 \rangle = 5 \rightarrow \text{R}[\text{rc}] \langle 31 \rangle = 1$  ): **if negative**

Tbl 4.4 The Branch Instruction, br

<u>Step</u>	<u>RTN</u>
T0–T2	Instruction fetch
T3	$\text{CON} \leftarrow \text{cond}(\text{R}[\text{rc}]);$
T4	$\text{CON} \rightarrow \text{PC} \leftarrow \text{R}[\text{rb}];$

## Notes on Conditional Branch RTN

- $c3\langle 2..0 \rangle$  are just the low-order 3 bits of IR
- $\text{cond}()$  is evaluated by a combinational logic circuit having inputs from  $R[rc]$  and  $c3\langle 2..0 \rangle$
- The one bit register CON is not accessible to the programmer and only holds the output of the combinational logic for the condition
- If the branch succeeds, the program counter is replaced by the contents of a general register

# Abstract and Concrete RTN for SRC Shift Right

**shr** ( $:=$  op = 26)  $\rightarrow$   $R[ra]\langle 31..0 \rangle \leftarrow (n @ 0) \# R[rb]\langle 31..n \rangle$  :  
**n** := (  $(c3\langle 4..0 \rangle = 0) \rightarrow R[rc]\langle 4..0 \rangle$  : Shift count in register  
 $(c3\langle 4..0 \rangle \neq 0) \rightarrow c3\langle 4..0 \rangle$  ) : or constant field of  
 instruction

Tbl 4.5 The shr Instruction

<u>Step</u>	<u>Concrete RTN</u>
T0–T2	Instruction fetch
T3	$n \leftarrow IR\langle 4..0 \rangle$ ;
T4	$(n = 0) \rightarrow (n \leftarrow R[rc]\langle 4..0 \rangle)$ ;
T5	$C \leftarrow R[rb]$ ;
T6	<b>Shr</b> ( $:= (n \neq 0) \rightarrow (C\langle 31..0 \rangle \leftarrow 0\#C\langle 31..1 \rangle$ ; $n \leftarrow n - 1$ ; <b>Shr</b> ) );
T7	$R[ra] \leftarrow C$ ;

step T6 is repeated n times