


NAND


A	B	C
0	0	1
0	1	1
1	0	1
1	1	0



UNIVERSAL

NOR


A	B	C
0	0	1
0	1	0
1	0	0
1	1	0



UNIVERSAL

INVERTER WITH NAND'S

A	B
0	1
1	0




AND




N - INPUT

NAND - NOR




2-1 MUX.

A	B	Sel	ϕ
0	x	0	0
1	x	0	1
x	0	1	0
x	1	1	1





ADDER (1 bit)

A	B	Cin	ϕ	Count
0	0	0	0	0
0	1	0	1	0
1	0	0	1	0
1	1	0	0	1
0	0	1	1	0
0	1	1	0	1
1	0	1	0	1
1	1	1	1	1





ADDER (N BIT)



Bit Slice Design



ALU (1 bit)

M ₁ M ₀	A	B	C	Count
00			A+B+C	
01			A	
11			\bar{A}	
10			Cin	A






MEMORY AND SEQUENTIAL CIRCUITS

R-S latch





R	S	Q_t	Q_{t+1}
0	0	X	INVALID
1	1	0	0
1	1	1	1
0	1	X	1
1	0	X	0

D Flip-Flop




Master-Slave D-Flip flop. (Edge-triggered)


Race Condition



Register N-Bit



2-4 Decoder



A_1	A_0	D_0	D_1	D_2	D_3
0	0	1	0	0	0
0	1	0	1	0	0
1	1	0	0	0	1
1	0	0	0	1	0

4 x 8 memory

