


Practical Universal Computers



Lecture 4

Prof. Bienvenido Velez

Outline


- The von Neumann Architecture
 - Big Ideas:
 - Interpretation
 - Stored program concept
- Designing a simple processor
 - Instruction Set Architecture
 - Data Paths
 - Control Unit

The (John) Von Neumann Architecture (late 40's)




I/O
devices

Allow communication
with outside world



Central
Processing
Unit (CPU)

Interprets instructions




Memory

Stores both programs and data

After 60 years ... most processors still look like this!


The von Neumann Architecture

Central Processing (CPU)




Practical Universal Computers

(John) Von Neumann Architecture (1945)



This looks just like a TM Tape!!



CPU + Memory makes up a universal TM
An interpreter of some programming language (PL)

Von Neumann Architecture


Key Ideas

- Interpretation
- Universal Computation
- Stored Program Concept

In Simple Terms

A Practical Realization of a Universal Turing Machine


Easy I Data Paths



Typically, designing a processor is an iterative
(aka trial and error) process


The (John) Von Neumann Architecture

The Memory Unit



The (John) Von Neuman Architecture

Stored Program Concept



- Programs and their data coexist in memory
- Processor, under program control, keeps track of what needs to be interpreted as instructions and what as data.

Definition


Instruction Set Architecture

- What it is:
 - The programmers view of the processor
 - Visible registers, instruction set, execution model, memory model, I/O model
- What it is not:
 - How the processors if build
 - The processor's internal structure

Easy I

A Simple Accumulator Processor Instruction Set Architecture (ISA)

Instruction Format (16 bits)



Easy I


A Simple Accumulator Processor Instruction Set Architecture (ISA)

Instruction Set

Name	Opcode	Action I=0	Action I=1
Comp	00 000	$AC \leftarrow \text{not } AC$	$AC \leftarrow \text{not } AC$
ShR	00 001	$AC \leftarrow AC / 2$	$AC \leftarrow AC / 2$
BrN(i)	00 010	$AC < 0 \Rightarrow PC \leftarrow X$	$AC < 0 \Rightarrow PC \leftarrow \text{MEM}[X]$
Jump(i)	00 011	$PC \leftarrow X$	$PC \leftarrow \text{MEM}[X]$
Store(i)	00 100	$\text{MEM}[X] \leftarrow AC$	$\text{MEM}[\text{MEM}[X]] \leftarrow AC$
Load(i)	00 101	$AC \leftarrow \text{MEM}[X]$	$AC \leftarrow \text{MEM}[\text{MEM}[X]]$
And(i)	00 110	$AC \leftarrow AC \text{ and } X$	$AC \leftarrow AC \text{ and } \text{MEM}[X]$
Add(i)	00 111	$AC \leftarrow AC + X$	$AC \leftarrow AC + \text{MEM}[X]$

Easy all right ... but universal it is!

Easy I Memory Model



Easy I

A Simple 16-bit Accumulator Processor Instruction Set Architecture (ISA)

Some Immediate Observations on the Easy I ISA

- Accumulator (AC) is implicit operand to many instructions. No need to use instruction bits to specify one of the operands. More bits left for address and opcodes.
- Although simple, **Easy I is universal**. (given enough memory). Can you see this?
- Immediate bit specifies level of indirection for the location of the operand. $I = 0$: operand in X field (immediate). $I=1$ operand in memory location X (indirect).

Programming the Easy I

- Compute the sum of the even numbers between 1 and N


High Level Language Version

```
int suma = 0;
Int count = 0;
For (count=2; count <= N; count += 2) {
    suma += count;
}
```

Programming the Easy I

- Compute the sum of the even numbers between 1 and N

Easy I Assembly
Language Version



Programming the Easy I

- Compute the sum of the even numbers between 1 and N


[Blackboard]

Compute the sum of even numbers from 2 to N

Easy I Assembly Language & Machine Code Versions


Instruction Address	Assembly Code	Comment	Machine Code (binary)
100	ANDi 0		0 00110 0000000000
102	STOREi 512	suma = 0	0 00100 1000000000
104	ADDi 2	count = 2	0 00111 0000000010
106	STOREi 514		0 00100 1000000010
108	LOOP: LOADi 514	for(count=2;count<=N;count+=2){	0 00101 1000000010
110	COMP		0 00000 ddddddddddd
112	ADDi 1	// add 2's comp of count + N	0 00111 0000000001
114	ADD N	// N assumed in MEM[516]	1 00111 1000000100
116	BrNi END		0 00010 0010000100
118	LOADi 512		0 00101 1000000000
120	ADD 514	suma += count;	1 00111 1000000010
122	STOREi 512		0 00100 1000000010
124	LOADi 514		0 00101 1000000010
126	ADDi 2		0 00111 0000000010
128	STOREi 514		0 00100 1000000010
130	JUMPi LOOP	}	0 00011 0001101100
132	END:		

Easy I Data Paths




Typically, designing a processor is an iterative
(aka trial and error) process


Processor Design Process



Easy I Memory Interface




Easy I Control Unit (Level 0 Flowcharts)




We will ignore indirect bit (assuming $I = 0$) for now

Easy I Control Unit (Level 1 Flowcharts)



Level 1: Each box may take several CPU cycles to execute



What makes a CPU cycle?



Cycle time must accommodate signal propagation

Easy I – Timing Example

ALU Operation



Performance Assessment

IE ~ Instructions executed

CPI ~ Clock cycles per instruction


CT ~ Cycle time

$$\text{Execution time} = \text{IE} \times \text{CPI} \times \text{CT}$$


Key
Performance
Metric

Easy I Control Unit (Level 2 Flowcharts)

reset1



reset2



fetch


Easy I Byte
Addressable
Can you tell why?

Invariant
At the beginning of the fetch cycle
AO holds address of instruction to be
fetched and PC points to following
instruction


Each box may take only one CPU cycle to execute

Easy I Control Unit (Level 3 Flowcharts)

Invariant
At the beginning of the fetch cycle
AO holds address of instruction to be
fetched and PC points to following
instruction



Memory
Bus
Operation




Opcode must be an input to CU's sequential circuit

Easy I

Control Unit


(Level 2 Flowcharts)



Easy I


Control Unit

(Level 2 Flowcharts)



Easy I Control Unit (Level 2 Flowcharts)

Load




Must
add path
from DI
to AO

Easy I


Control Unit

(Level 2 Flowcharts)




Easy I Control Unit (Level 2 Flowcharts)

BrN



Bit 15 of AC input to the CU's sequential circuit


Inside the Easy-I PC



Easy I


Control Unit

(Level 2 Flowcharts)




Easy I

Data Paths (with control points)



Easy I - Control Unit



Easy I

Control Unit State Transition Table (Part I)

Curr State	opcode	I	AC:15	Next State	ALU op	Mem OP	PC sel	PC is	DI le	AC le	AO sel	AO le	EDB sel
reset1	xx xxx	x	x	reset2	XXX	NOP	01	X	0	0	X	0	X
reset2	xx xxx	x	x	fetch	XXX	NOP	10	1	0	0	0	1	X
fetch	00 00x	0	x	sopr	XXX	NOP	11	X	1	0	X	0	X
fetch	00 010	0	x	brn1	XXX	RD	11	X	1	0	X	0	X
fetch	00 011	0	x	jump	XXX	RD	11	X	1	0	X	0	X
fetch	00 100	0	x	store1	XXX	RD	11	X	1	0	X	0	X
fetch	00 101	0	x	load1	XXX	RD	11	X	1	0	X	0	X
fetch	00 11x	0	x	aopr	XXX	RD	11	X	1	0	X	0	X
aopr	00 110	x	x	fetch	AND	NOP	10	1	0	1	0	1	X
aopr	00 111	x	x	fetch	ADD	NOP	10	1	0	1	0	1	X
sopr	00 000	x	x	fetch	NOTB	NOP	10	1	0	1	0	1	X
sopr	00 001	x	x	fetch	SHRB	NOP	10	1	0	1	0	1	X

Easy I

Control Unit State Transition Table (Part II)

Current State	opcode	I	AC:15	Next State	ALU op	Mem OP	PC sel	PC is	DI le	AC le	AO sel	AO le	EDB sel
store1	xx xxx	x	x	store2	XXX	NOP	11	X	0	0	1	1	X
store2	xx xxx	x	x	fetch	XXX	WR	10	1	0	0	0	1	1
load1	xx xxx	x	x	load2	XXX	NOP	11	X	0	0	1	1	X
load2	xx xxx	x	x	load3	XXX	RD	11	X	1	0	X	0	X
load3	xx xxx	x	x	fetch	A	NOP	10	1	0	1	0	1	X
brn1	xx xxx	x	0	fetch	XXX	NOP	10	1	0	0	0	1	X
brn1	xx xxx	x	1	brn2	XXX	NOP	10	1	0	0	0	1	X
brn2	xx xxx	x	x	fetch	XXX	NOP	10	0	0	0	1	1	X
jump	xx xxx	x	x	fetch	XXX	NOP	10	0	0	0	1	1	X

CU with 13 states => 4 bits of state

Easy-I Control Unit – Some missing details

4-bit Encodings for States

State	Encoding
reset1	0000
reset2	0001
fetch	0010
aopr	0011
sopr	0100
store1	0101
store2	0110
load1	1000
load2	1001
load3	1010
brn1	1011
brn2	1100
jump	1101

ALU Operation Table

Operation	Code	Output
A	000	A
NOTB	001	not B
AND	010	A and B
ADD	011	A + B
SHRB	100	B / 2



We know how to implement this ALU !

Control Bus Operation Table

Operation	Code
NOP	00
ReaD	01
WRite	10

Easy I

Control Unit State Transition Table (Part I)

Curr State	opcode	I	AC: 15		Next State	ALU op	Mem OP	PC sel	PC is	DI le	AC le	AO sel	AO le	EDB sel
0000	xx xxx	x	x		0001	XXX	00	01	X	0	0	X	0	X
0001	xx xxx	x	x		0010	XXX	00	10	1	0	0	0	1	X
0010	00 00x	0	x		0100	XXX	00	11	X	1	0	X	0	X
0010	00 010	0	x		1011	XXX	01	11	X	1	0	X	0	X
0010	00 011	0	x		1101	XXX	01	11	X	1	0	X	0	X
0010	00 100	0	x		0101	XXX	01	11	X	1	0	X	0	X
0010	00 101	0	x		1000	XXX	01	11	X	1	0	X	0	X
0010	00 11x	0	x		0011	XXX	01	11	X	1	0	X	0	X
0011	00 110	x	x		0010	010	00	10	1	0	1	0	1	X
0011	00 111	x	x		0010	011	00	10	1	0	1	0	1	X
0100	00 000	x	x		0010	001	00	10	1	0	1	0	1	X
0100	00 001	x	x		0010	100	00	10	1	0	1	0	1	X


Easy I

Control Unit State Transition Table (Part II)

Current State	opcode	I	AC:1 5		Next State	ALU op	Mem OP	PC sel	PC is	DI le	AC le	AO sel	AO le	EDB sel
0101	xx xxx	x	x		0110	XXX	00	11	X	0	0	1	1	X
0110	xx xxx	x	x		0010	XXX	10	10	1	0	0	0	1	1
1000	xx xxx	x	x		1001	XXX	00	11	X	0	0	1	1	X
1001	xx xxx	x	x		1010	XXX	01	11	X	1	0	X	0	X
1010	xx xxx	x	x		0010	000	00	10	1	0	1	0	1	X
1011	xx xxx	x	0		0010	XXX	00	10	1	0	0	0	1	X
1011	xx xxx	x	1		1100	XXX	00	10	1	0	0	0	1	X
1100	xx xxx	x	x		0010	XXX	00	10	0	0	0	1	1	X
1101	xx xxx	x	x		0010	XXX	00	10	0	0	0	1	1	X

Easy I Control Unit (Level 3 Flowcharts)

FetchOp



Opcode must be an input to CU's sequential circuit

Building the Easy-I C-Unit

2 Approaches


- Hardwired
 - Apply well known sequential circuit techniques
- Micro-programmed
 - Treat state transition table as a program
 - Build a new abstraction layer



A
μprogram

The Microprogramming abstraction level

Building the Easy-I C-Unit Hardwired Approach



Easy I

Control Unit State Transition Table (Part II)

Current State	opcode	AC:15	Next State	ALU op	Mem OP	PC sel	PC is	DI le	AC le	AO sel	AO le	EDB sel
0101	xx xxx	x	0110	XXX	000	11	X	0	0	1	1	X
0110	xx xxx	x	0111	XXX	010	10	1	0	0	0	1	1
1000	xx xxx	x	1001	XXX	000	11	X	0	0	1	1	X
1001	xx xxx	x	1010	XXX	001	11	X	1	0	X	0	X
1010	xx xxx	x	0010	XXX	000	10	1	0	1	0	1	X
1011	xx xxx	0	0010	XXX	000	10	1	0	0	0	1	X
1011	xx xxx	1	1100	XXX	000	10	1	0	0	0	1	X
1100	xx xxx	x	0010	XXX	000	10	0	0	0	1	1	X
1101	xx xxx	x	0010	XXX	000	10	0	0	0	1	1	X


11-bit ROM address

64 ROM
Addresses
with identical
content

17-bit ROM outputs

ROM Implementation Technology

PFET with gate tied to ground = resistor pullup that makes wire "1" unless one of the NFET pulldowns is on.



Hardwired AND logic
Programmable OR logic

Advantages:

- Very regular design (can be entirely automated)


Problems:

- Active Pull-ups (Static Power)
- Long metal runs (Large Caps)
- Slow

JARGON:
Inputs to a ROM are called ADDRESSES. The decoder's outputs are called WORD LINES, and the outputs lines of the selector are called BIT LINES.



PLA 7-sided Die implementation



PLAs like ROMs support the synthesis of arbitrary logic functions using SOP implementations.

However, they allow for

- minimal realizations
- smaller (faster) arrays

Regular structure

- automatic generation
- easy design
- still slower than optimized gates



Building the Easy-I C-Unit

2 Approaches


- Hardwired
 - Apply well known sequential circuit techniques
- Micro-programmed
 - Treat state transition table as a program
 - Build a new abstraction layer



A
μprogram


The Microprogramming abstraction level

Building the Easy-I C-Unit Micro-programmed Approach




Finding the first execute state

Combinational Logic



Summary

What we know?



What Next?

