## BICMOS

INEL 4207 - M.Toledo


Figure 15.37 Development of the BiCMOS inverter circuit. (a) The basic concept is to use an additional bipolar transistor to increase the output current drive of each

$$
\text { of } Q_{N} \text { and } Q_{P} \text { of the CMOS inverter. (b) The circuit in (a) can be thought of as utilizing these composite devices. }
$$

(c) To reduce the turn-off times of $Q_{1}$ and $Q_{2}$, "bleeder resistors" $R_{1}$ and $R_{2}$ are added. (d) Implementation of the circuit in (c) using NMOS transistors to realize the resistors. (e) An improved version of the circuit in (c) obtained by connecting the lower end of $R_{1}$ to the output node.

(a)

(b)

Figure 15.38 Equivalent circuits for charging and discharging a load capacitance $C$. Note that $C$ includes all the capacitances present at the output


Figure 15.39 A BiCMOS two-input NAND gate.


For the above BiCMOS circuit, estimate the time $t_{d}$ that it takes to discharge $C_{L}$ from its initial voltage $v_{\text {out }, i}$ (the largest value of $v_{\text {out }}$ that the circuit can reach) to $v_{\text {out }, i} / 2$. Assume that $v_{B E}=0.7 \mathrm{~V}$ and $\beta=20$ for the bipolar transistors, $k_{n}=300 \mu A / V^{2}$ for $Q_{N}$ and $k_{p}=100 \mu A / V^{2}$ for $Q_{P}$. For both MOSFETs the threshold voltage is $\left|V_{t 0}\right|=0.5 \mathrm{~V}$ and $\gamma=0$. Use $v_{I N}=3 V$.


## $l$. Find $V_{\text {out, }}$

$$
\begin{aligned}
i_{C 1} & =0 \rightarrow i_{B 1}=0 \rightarrow i_{D, P}=i_{20 k \Omega} \\
\frac{3 V-v_{S D, P}}{20 k \Omega} & =\left(0.1 m A / V^{2}\right)\left(2(3 V-0.5 V) v_{D S, P}-v_{D S, P}^{2}\right) \\
\frac{3 V-v_{S D, P}}{2} & =5 v_{D S, P}-v_{D S, P}^{2} \\
v_{S D, P} & =5.2 V, 0.29 V \Rightarrow v_{O U T} \simeq 3 V-0.3 V-0.7=2 V
\end{aligned}
$$

## 2. Find the initial capacitor current

The initial voltage across the capacitor is $v_{\text {out }, i}=2.0 \mathrm{~V}$. At point $1, v_{\text {OUT }}=$ $2.0^{\circ}$ and

$$
\begin{aligned}
v_{D S, N} & =2.0 \mathrm{~V}-0.7 \mathrm{~V}=1.3 \mathrm{~V} \\
v_{G S, N}-V_{t 0} & =3 V-0.7 V-0.5 \mathrm{~V}=1.8 \mathrm{~V} \\
i_{D 1} & =\left(0.3 \mathrm{~mA} / \mathrm{V}^{2}\right)\left[2(1.8 \mathrm{~V}) 1.3 \mathrm{~V}-(1.3 \mathrm{~V})^{2}\right]=0.897 \mathrm{~mA} \\
i_{1} & =\beta\left(i_{D 1}-0.7 \mathrm{~V} / 20 \mathrm{k} \Omega\right)+i_{D 1}=20(0.897 \mathrm{~mA}-0.035 \mathrm{~mA})+0.897=18.147 \mathrm{~mA}
\end{aligned}
$$

## 3. Find the capacitor current when vout $=V_{\text {outi }} / 2$

At point $2, v_{\text {out }}=2.0 \mathrm{~V} / 2=1.0 \mathrm{~V}$ and

$$
\begin{aligned}
v_{D S, N} & =1.0 V-0.7 \mathrm{~V}=0.3 \mathrm{~V} \\
v_{G S, N}-V_{t 0} & =3 V-0.7 V-0.5 \mathrm{~V}=1.8 \mathrm{~V} \\
i_{D 2} & =\left(0.3 m A / V^{2}\right)\left[2(1.8 \mathrm{~V}) 0.3 \mathrm{~V}-(0.3 \mathrm{~V})^{2}\right] \simeq 0.3 \mathrm{~m} A \\
i_{2} & =\beta\left(i_{D 2}-0.7 \mathrm{~V} / 20 \mathrm{k} \Omega\right)+i_{D 2} \\
& =20(0.3 m A-0.035 m A)+0.3 m A=5.6 m A
\end{aligned}
$$

4. Find $i_{\text {ave }}$ and $t_{d}$

$$
\begin{aligned}
i_{a v} & =\frac{18.15 m A+5.6 m A}{2} \simeq 11.9 m A \\
t_{d} & =1 p F \frac{1.0 \mathrm{~V}}{11.9 m A}=84.2 p s
\end{aligned}
$$

The threshold voltage of the BiCMOS inverter of Fig. 15.37(e) is the value of $v_{I}$ at which both $Q_{N}$ and $Q_{P}$ are conducting equal currents and operating in the saturation region. At this value of $v_{1}, Q_{2}$ will be on, causing the voltage at the source of $Q_{N}$ to be approximately 0.7 V . It is required to design the circuit so that the threshold voltage is equal to $V_{D D} / 2$. For $V_{D D}=5 \mathrm{~V},\left|V_{t}\right|=$ 0.6 V , and assuming equal channel lengths for $Q_{N}$ and $Q_{P}$ and that $\mu_{n} \simeq 2.5 \mu_{p}$, find the required ratio of widths, $W_{p} / W_{n}$.

The threshold voltage of the BiCMOS inverter of Fig. 15.37(e) is the value of $v_{I}$ at which both $Q_{N}$ and $Q_{P}$ are conducting equal currents and operating in the saturation region. At this value of $v_{1}, Q_{2}$ will be on, causing the voltage at the source of $Q_{N}$ to be approximately 0.7 V . It is required to design the circuit so that the threshold voltage is equal to $V_{D D} / 2$. For $V_{D D}=5 \mathrm{~V},\left|V_{t}\right|=$ 0.6 V , and assuming equal channel lengths for $Q_{N}$ and $Q_{P}$ and that $\mu_{n} \simeq 2.5 \mu_{p}$, find the required ratio of widths, $W_{p} / W_{n}$.
Ans. 1

$$
\begin{aligned}
v_{I} & =2.5 \mathrm{~V} \\
v_{S G, P}-\left|V_{t}\right| & =5 \mathrm{~V}-2.5 \mathrm{~V}-0.6 \mathrm{~V}=1.9 \mathrm{~V} \\
v_{G S, N}-V_{t} & =2.5 \mathrm{~V}-0.7 \mathrm{~V}-0.6 \mathrm{~V}=1.2 \mathrm{~V} \\
\frac{2.5 \mu_{p} C_{o} x}{2} \frac{W_{n}}{L}(1.2 \mathrm{~V})^{2} & =\frac{\mu_{p} C_{o} x}{2} \frac{W_{p}}{L}(1.9 \mathrm{~V})^{2} \\
\frac{W_{p}}{W_{n}} & =0.997
\end{aligned}
$$

