




# TTL GATES

INEL4207 Digital Electronics


# Simple pseudo-TTL Inverter







$v_{IN} = V_H = V_{CC}$   
 $Q_1$ : reverse-active mode


$V_{IN} = V_L$   
 $Q_1$ : saturation mode







# TTL Inverter
















1. Assuming Q4 has  $\beta=50$  and that  $V_{CE,Sat}=0.3V$ , find value of  $i_L$  at which Q4 saturates.
2. Assuming  $v_{BE,4}=v_D=0.7V$  when  $i=1mA$ , find  $v_O$  when  $i_L=1mA$  and  $10mA$ .
3. Find the max  $i_L$  that can be sourced by a TTL gate while  $V_{OH} > 2.4V$  (guaranteed value).



Assuming  $Q_4$  has  $\beta=50$  and that  $V_{CE,Sat}=0.3V$ , find value of  $i_L$  at which  $Q_4$  saturates



KVL por el colector de Q4:

$$v_{E4} = 5V - 130\Omega \times i_{C4} - 0.3V \quad (1)$$

KVL por base de Q4, con  $i_{B4} = i_{C4}/\beta$

$$v_{E4} = 5V - 1.6k\Omega \times i_{C4}/50 - 0.7V \quad (2)$$


Igualando (1) y (2)

$$5V - 130\Omega \times i_{C4} - 0.3V = 5V - 1.6k\Omega \times i_{C4}/50 - 0.7V$$

$$(130\Omega - 1.6k\Omega / 50) \times i_{C4} = 0.7V - 0.3V = 0.4V$$

$$i_{C4} = 0.4V \div (130\Omega - 32\Omega) = 4.08mA$$

$$i_L = 51 \times i_{C4}/50 = 4.16mA$$



Assuming  $v_{BE,4} = v_D = 0.7V$  when  $i = 1mA$ , find  $v_O$  when  $i_L = 1mA$  and  $10mA$

a) when  $i_L = 1\text{mA}$

$$v_O = 5\text{V} - i_L \times 1.6\text{k}\Omega \div 51 - 0.7\text{V} - 0.7\text{V}$$

$$= 3.6\text{V} - 1\text{mA} \times 1.6\text{k}\Omega \div 51 \approx 3.6\text{V}$$

b) when  $i_L = 10\text{mA}$

$$i_C \approx i_L = I_S \exp(v_{BE} / V_T) \quad (1)$$

$$1\text{mA} = I_S \exp(0.7\text{V} / V_T) \quad (2)$$

$$(1) \div (2)$$

$$i_C / 1\text{mA} = \exp((v_{BE} - 0.7\text{V}) / V_T)$$

$$v_{BE} = v_D = 0.7 + (0.025\text{V}) \ln(10) = 0.76\text{V}$$


Assuming active region operation,

$$v_{E4} = 5\text{V} - i_L \times 1.6\text{k}\Omega \div 51 - 0.76\text{V} = 4.24\text{V} - 10\text{mA} \times 1.6\text{k}\Omega \div 51 \approx 3.9\text{V}$$


$$v_{C4} \approx 5\text{V} - 130\Omega \times 10\text{mA} = 3.7\text{V}$$

$\therefore$  Q4 is saturated, and

$$v_O = v_{C4} - 0.3\text{V} - 0.76\text{V} = 2.64\text{V}$$



Find the max  $i_L$  that can be sourced by a TTL gate while  $V_{OH} > 2.4V$  (guaranteed value).



From the previous problem, we expect  $Q_4$  to be saturated, and

$$v_O = 5V - 130\Omega \times i_L - 0.3V - v_D = 2.4V$$

$$i_L = (2.3V - v_D)/130\Omega$$

Another equation is needed. Use


$$i_L / 1mA = \exp((v_D - 0.7V)/V_T)$$

$$v_D = 0.7V + V_T \ln(i_L / 1mA)$$

and solve the two equations by recursive approximation.

$v_D$	$i_L$
0.7V	12.3 mA
0.76V	11.8 mA
0.76V	11.8 mA





$v_D$	$i_L$
0.7V	13 mA
0.76V	12.5 mA
0.76V	12.5 mA

A better approx. not assuming  $i_C = i_L$ :

$$v_O = 5V - 130\Omega \times i_C - 0.3V - v_D = 2.4V$$

$$i_C = (2.3V - v_D)/130\Omega = i_L - i_B$$

$$i_B = (5V - 2.4V - v_{BE} - v_D)/1.6k\Omega$$

$$\text{Let } v_{BE} = v_D$$

$$i_L = i_C + i_B = (2.3V - v_D)/130\Omega + (2.6V - 2v_D)/1.6k\Omega$$

$$i_L = 19.3\text{mA} - v_D/111.8\Omega$$


Another equation is needed. Use

$$i_L / 1\text{mA} = \exp((v_D - 0.7V)/V_T)$$

$$v_D = 0.7V + V_T \ln(i_L / 1\text{mA})$$

and solve the two equations by recursive approximation.

El siguiente diagrama muestra un invertidor de lógica TTL simplificada como los que discute el libro de texto.



Use los siguientes datos:  $V_{CE_{SAT}} = 0,15V$ ,  $v_{BE} = 0,7V$  para una junta PN polarizada hacia adelante (*forward bias*),  $\beta_F = 20$ ,  $\beta_R = 0,1$ ,  $R_1 = R_2 = 20k\Omega$  y  $V_{CC} = 2,5V$ . Determine:

- el voltaje  $v_H$  en la salida cuando el nivel es alto (5 puntos);
- el voltaje  $v_L$  en la salida cuando el nivel es bajo (5 puntos);
- la corriente en la base del transistor  $Q_2$  cuando  $v_i = v_H$  (5 puntos);
- la corriente en la base del transistor  $Q_2$  cuando  $v_i = v_L$  (5 puntos);
- si el transistor  $Q_2$  esta saturado (explique su respuesta en detalle) (5 puntos);
- la potencia disipada cuando  $v_i = v_H$  (5 puntos);
- la potencia disipada cuando  $v_i = v_L$  (5 puntos);

a) el voltaje  $V_H$  en la salida cuando el nivel es alto (5 puntos);

RESPUESTA:  $V_H = 2,5V$

b) el voltaje  $V_L$  en la salida cuando el nivel es bajo (5 puntos);

RESPUESTA:  $V_L = V_{CE_{SAT}} = 0,15V$

c) la corriente en la base del transistor  $Q_2$  cuando  $v_i = V_H$  (5 puntos);

RESPUESTA: El voltaje en la base de  $Q_1$  será más bajo que el del emisor, pero será suficientemente alto para hacer conducir la junta BC de  $Q_1$  y la de BE de  $Q_2$ . Por lo tanto,

$$i_{B1} \approx \frac{V_{CC} - v_{BC1} - v_{BE2}}{R_1} = \frac{2,5V - 1,4V}{20k\Omega} = 55\mu A$$

La corriente del emisor de  $Q_1$  será  $-\beta_R \times i_{B1} = -0,1 \times 55\mu A = -5,5\mu A$ , donde el signo negativo indica que la corriente entra al emisor.

$$i_{B2} = -i_{C1} = -i_{E1} + i_{B1} = 60,5\mu A$$

d) la corriente en la base del transistor  $Q_2$  cuando  $v_i = V_L$  (5 puntos);

RESPUESTA: Si  $v_i = V_L = 0,15V$ ,  $Q_1$  estará saturado y el voltaje en la base de  $Q_2$  será de aproximadamente  $0,3V$ . Por lo tanto,  $Q_2$  estará en la región de corte y la corriente será  $0$ .

e) si el transistor  $Q_2$  esta saturado cuando  $v_i = V_H$  (explique su respuesta en detalle) (5 puntos);

RESPUESTA: Si  $Q_2$  estuviera operando en la región activa,

$$i_{C_2} = \beta_F \times i_{B_2} = 20 \times 60,5\mu A = 1,21mA$$

El voltaje en el colector de  $Q_2$  seria

$$v_{C_2} = V_{CC} - i_{C_2} \times R_2 = 2,5V - 20k\Omega \times 1,21mA = -21,7V$$

lo cual no es posible. Esto demuestra que  $Q_2$  estará saturado.

f) la potencia disipada cuando  $v_i = V_H$  (5 puntos);


RESPUESTA:

$$P = 2,5V \times \frac{2,5V - 0,15V}{20k\Omega} + 2,5V \times 55\mu A + 2,5V \times 5,5\mu A = \boxed{445\mu W}$$

g) la potencia disipada cuando  $v_i = V_L$  (5 puntos);

$$P = (2,5V - 0,15V) \times \frac{2,5V - 0,7V - 0,15V}{20k\Omega} = \boxed{194\mu W}$$

For the following circuit shown,  $\beta_R = 0.2V$ ,  $\beta_F = 10$ ,  $V_{CE,SAT} = 0.2V$  and  $V_{BE,ON} = 0.7V$ . Find the output voltage if  $v_i = 0.2V$  for an inverter driving a load of 20 inverters like the one shown, connected to the output node. (20 points)



ASWER:

For the driver inverter, the input is  $0.2V$ ,  $Q_1$  will be saturated,  $Q_3$  and  $Q_2$  will be OFF and  $Q_4$  will be ON.

For the load inverters, the input will be  $V_H$  and transistor  $Q_1$  will be operating in reverse-saturation mode,  $Q_2$  and  $Q_3$  will be ON. The input current on each load inverter will thus be

$$\beta_R \times \frac{5V - 2.1V}{4k\Omega} = 0.2 \times .725mA = 145\mu A$$


The total current in the emitter of  $Q_4$  is then

$$i_{e4} = 20 \times .145mA = 2.9mA$$

The voltage at  $Q_4$ 's collector will be  $5V - 2.9mA \times 130\Omega = 4.623V$  and the transistor will operate in active mode with a base current  $i_{b4} = \frac{2.9mA}{11} = 264\mu A$ . Thus the voltage at  $Q_4$ 's base is  $5V - .264mA \times 1.6k\Omega \approx 4.6V$  and the output voltage is

$$v_O = 4.6V - 1.4V = 3.2V$$

Find the power dissipated by the following circuit if  $v_i = 2V$ . Use the parameters values given in previous problem



ANSWER:

$Q_1$  must be operating in reverse-active mode, with its base pinned-down at  $1.4V$  by the two forward-biased PN junctions ( $Q_1$ 's base-collector and  $Q_2$ 's base-emitter).  $Q_1$ 's base current is thus

$$i_{b1} = \frac{5V - 1.4V}{28k\Omega} = 129\mu A$$

A current of  $0.2 \times 129\mu A = 25.8\mu A$  flows into the emitter of  $Q_1$ . The current flowing into the base of  $Q_2$  is

$$i_{b2} = 1.2 \times 129\mu A = 154.3\mu A$$


This current is large enough to saturate transistor  $Q_2$  - otherwise, the drop across the collector resistor would be larger than the supply voltage. Thus the output voltage equals  $V_{CE,SAT} = 0.2V$  and the current in  $Q_2$ 's collector is

$$i_{c2} = \frac{5V - 0.2V}{28k\Omega} = 171.4\mu A$$


Finally, the dissipated power can be found to be

$$P = 5V \times 129\mu A + 5V \times 171.4\mu A + 2V \times 25.8\mu A = 1.55mW$$





TTL NAND Gate



AND-OR-INVERT  
Gate