Circuits 1

## Exam #2 → Wednesday, October 16

10/4/2019

### **BJTs - Chapter #6:**

- **1) Semiconductor Physics**
- 2) Regions of Operation
- 3) Large Signal Model
- 4) Large Signal Analysis
- 5) Small Signal Model
- 6) Small Signal Analysis


### 

npn pnp saturation **V**<sub>out</sub> active off  $V_{dd}$  $V_{dd}$ **R**<sub>in</sub> off active saturation V<sub>dd</sub> **R**in **R**<sub>in</sub> 0.3V Rc⋛  $V_{in}$ **R**<sub>in</sub> V<sub>out</sub>  $V_{out}$ pnp  $V_{in}$  $R_{c}$ npn  $R_{in} = r_{\pi}$ 0.3V  $R_{out} = R_c / r_0$ 0.7V 0.7V V<sub>in</sub> V<sub>dd</sub>  $A_V = -g_m (R_c / r_0)$ 

# Problem 6.107


10/4/2019

Assuming  $\beta$  is very large and the transistor is operating in active mode, find the collector bias current I<sub>c</sub>. Using the small-signal model analyze the circuit to determine  $v_{01}/v_i$  and  $v_{02}/v_i$ . Determine the resistance seen by the input source ( $V_A = \infty$ ) and the output resistances from  $v_{01}$  and  $v_{02}$  ( $V_A = 100V$ ).



$$V_{C} = 3.35V$$
$$I_{c} = 0.5mA$$
$$g_{m} = 20mS$$
$$r_{\pi} = \infty$$
$$r_{0} = 200k\Omega$$


# **Common Collector Amplifier**




### Exercise 6.44

#### For the following circuit determine

- 1. the voltage gain  $v_o/v_i$  ( $r_o=\infty$ )
- 2. the impedance seen by the input source  $(r_0 = \infty)$
- 3. the output impedance



# BJT – Single Stage Amplifiers




# Problem 6.155

10/4/2019

#### For the given circuit, assuming $\beta_1$ =50, $\beta_2$ =100, $r_o$ = $\infty$ and $V_{BE}$ =0.7V,

- a) find the dc emitter currents of  $Q_1$  and  $Q_2$  along with the dc voltages  $V_{B1}$  and  $V_{B2}$ .
- b) Assuming a load resistance  $R_L = 1k\Omega$  is connected to the output terminal, determine the overall voltage gain

 $v_o/v_{sig}$  and the input resistance  $R_{in}$ .



# Problem 6.154


10/4/2019

+9 V

8

For the given circuit, assume  $\beta$ =100 and V<sub>BE</sub>=0.7V.

- a) Find the dc emitter currents and the small signal parameters.
- b) Determine the overall voltage gain  $v_o/v_{sig}$  and the input resistance  $R_{in}$ .
- c) Repeat b) for the case when capacitor  $C_B$  is open-circuited. Compare the results with those obtained in b).



# Problem 6.147

\*6.147 The amplifier of Fig. P6.147 consists of two identical common-emitter amplifiers connected in cascade. Observe that the input resistance of the second stage,  $R_{in2}$ , constitutes the load resistance of the first stage.

(a) For  $V_{cc} = 9$  V,  $R_1 = 100$  k $\Omega$ ,  $R_2 = 47$  k $\Omega$ ,  $R_E = 3.9$  k $\Omega$ ,  $R_C = 6.8$  k $\Omega$ , and  $\beta = 100$ , determine the dc collector current and dc collector voltage of each transistor.


(b) Draw the small-signal equivalent circuit of the entire amplifier and give the values of all its components.

(c) Find  $R_{in1}$  and  $v_{b1}/v_{sig}$  for  $R_{sig} = 5 \text{ k}\Omega$ .

(d) Find  $R_{in2}$  and  $v_{b2}/v_{b1}$ .

(e) For  $R_L = 2 \text{ k}\Omega$ , find  $v_o/v_{b2}$ .

(f) Find the overall voltage gain  $v_o/v_{sig}$ .



9


## Problem 6.136

10/4/2019

10

For the given circuit, using a 3-V power supply,

- a) and assuming  $R_{b2} = \infty$ , design  $R_c$  and  $R_{b1}$  to provide  $I_c = 3$ mA and  $V_c = V_{cc}/2$  for  $\beta = 90$ .
- b) Find  $V_c$  and  $I_c$  for  $\beta = \infty$ .
- c) Re design  $R_{c_1}R_{b1}$  and  $R_{b2}$  for  $\beta$ =90 and using a current through  $R_{b2}$  equal to the base current.
- d) Find  $V_c$  and  $I_c$  for  $\beta = \infty$ .




# Problem 6.140

10/4/2019

For the given circuit, assuming all transistors to be identical with  $\beta$  infinite,

- a) derive an expression for the output current  $I_0$ , and show that by selecting  $R_1 = R_2$  and keeping the current in each junction the same, the current  $I_0$  will be  $I_0 = V_{CC}/(2R_E)$
- b) What must be the relationship of  $R_E$  to  $R_1$  and  $R_2$  be?
- c) For  $V_{cc}$ =10V and  $V_{BE}$ =0.7V, design the circuit to obtain an output current of 0.5mA.
- d) What is the lowest voltage that can be applied to the collector of  $Q_3$ ?



## Problem 6.68

10/4/2019

Assuming  $\beta$ =infinite, design the given circuit so that the bias currents in Q<sub>1</sub>, Q<sub>2</sub>, and Q<sub>3</sub> are 1mA, 1mA, and 2mA, respectively, and V<sub>3</sub>=0, V<sub>5</sub>=-2V, and V<sub>7</sub>=1V.

