
MOSFET → Chapter 5

10/28/2019

- MOS Metal Oxide Semiconductor
- FET Field-Effect Transistor
- 4 terminal device

Advantages:

- Small area; comparatively
- Less power
- Relatively simple manufacturing process




nMOS Transistor pMOS Transistor Gate (G) Gate (G) Source (S) Drain (D) Source (S) Drain (D) n-type p-type Substrate or body (B) Substrate or body (B) Symbol

* If the bulk terminal is omitted, it is presumed is connected to the source


Modern CMOS Technology

Twin-Well Process

10/28/2019




Electronics I



Operation Regions


10/28/2019



nMOS Strong Inversion → Saturation

10/28/2019

 $i_D \approx f(v_{GS}^2)$



- $V_{GS} > V_{tn}$
- $V_{DS} > V_{GS} V_{tn}$
- $i_G = 0$


Channel Length Modulation Parameter [1/V]

$$I_D = \frac{1}{2} k_n' \frac{W}{L} (V_{GS} - V_{tn})^2 (1 + \lambda V_{DS})$$

$$\approx \frac{1}{2} k_n' \frac{W}{L} (V_{GS} - V_{tn})^2$$

nMOS Transconductance Parameter [A/V²]


$$k_n' = \mu_n C_{ox}$$




Over-drive Voltage $V_{ov} = V_{GS} - V_{tn}$

nMOS Strong Inversion → Ohmic

10/28/2019






Overdrive Voltage

Additional voltage required at V_{GS} to be able to conduct a given current I_D


10/28/2019



 $V_{GS} > V_{tn} \rightarrow Strong Inversion$


- $V_{DS} > V_{ov} \rightarrow Saturation$
- $V_{DS} < V_{ov} \rightarrow Ohmic$

$$V_{ov} = V_{GS} - V_{tn} = \sqrt{\frac{2I_D}{K_n}}$$



nMOS Weak Inversion → Saturation

10/28/2019



- $v_{GS} < v_{tn}$ $v_{DS} > 0.1 \text{ V}$

$$I_D = I_0 e^{\frac{V_{GS} - V_{tn}}{n \cdot U_t}}$$


Thermal Voltage [V] Slope Factor

$$n = [1:2]$$

 $U_t \propto T$

 $U_t \approx 25mV @ 25^{\circ}C$

$$(V_{tn} - 5 \cdot U_t) < V_{GS} < (V_{tn} - 2 \cdot U_t)^0$$



nMOS Large Signal Model

10/28/2019

Strong Inversion – Ohmic

$$I_D = \mu C_{ox} \frac{W}{L} \left[(V_{GS} - V_{th}) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

Condition

$$V_{GS} > V_{th}$$

 $V_{DS} < V_{OV}$

Strong Inversion - Saturation

$$I_D = \frac{\mu C_{ox}}{2} \frac{W}{L} (V_{GS} - V_{th})^2 (1 + \lambda V_{DS})$$

$$V_{GS} > V_{th}$$

 $V_{DS} > V_{OV}$

Weak Inversion - Saturation

$$I_D = I_0.e^{\frac{V_{GS} - V_{th}}{nU_T}}$$


$$V_{th}$$
-5· U_T < V_{GS} < V_{th} -2 · U_T

Weak Inversion vs Strong Inversion?

Weak Inversion	Strong Inversion
Saturation current is exponential in V _{GS}	Saturation current is square law in V _{GS}
V _{DSAT} is constant at approximately 100mV	V _{DSAT} varies linearly with gate voltage
Current flows by diffusion	Current flows mainly by drift
Charge concentrations are small	Charge concentrations are large
Currents are small	Current are large
Good for ultra-low-power operation	Good for high-power operation
Power efficiency is constant with current	Power efficiency is lower
High noise and offset	Low noise and offset
Can work on low power supply voltage	Needs higher power supply voltages
Linearity is hard to achieve	Linearity is easy to achieve
Suited for slow-and-parallel architectures	Suited for fast-and-serial architectures

pMOS Large Signal Model

10/28/2019



Saturation Mode

$$I_{D} = \frac{1}{2} k_{p}' \frac{W}{L} (V_{SG} - |V_{tp}|)^{2} (1 + \lambda V_{SD})$$

$$\approx \frac{1}{2} k_{p}' \frac{W}{L} (V_{SG} - |V_{tp}|)^{2}$$

$$V_{ov} = V_{SG} - |V_{tp}|$$

Ohmic Mode

- $v_{SG} > |v_{tp}|$
- $V_{SD} < V_{SG} |V_{to}|$
- $i_{c} = 0$

$$I_D = k_p' \frac{W}{L} \left[(V_{SG} - |V_{tp}|)(V_{SD}) - \frac{1}{2} V_{SD}^2 \right]$$

$$\approx k_P' \frac{W}{L} (V_{SG} - |V_{tp}|) \cdot V_{SD}$$

pMOS Transconductance Parameter [A/V²]


$$k_p' = \mu_p C_{ox}$$

MOSFET Model Parameters

```
U_{+} = kT/q \rightarrow thermal voltage (~25mV @ room temp.)
       → electron/hole mobility
\kappa_s = 1/n \rightarrow subthreshold slope coefficient (unit-less)
C_{ox} = \varepsilon_{ox}/t_{ox} \rightarrow gate oxide capacitance per unit area (F/cm<sup>2</sup>)
      → dielectric permittivity of SiO,
               → oxide thickness
K_n = k_n' \cdot W/L \rightarrow transconductance parameter(A/V^2)
k_n' = \mu C_{ox}
          → body effect coefficient (V¹/²)
               → channel-length modulation parameter (V<sup>-1</sup>)
          \rightarrow threshold voltage at V_{SB}=0 (V)
              → threshold voltage (V)
               → ≈ surface potential (V)
```

Threshold Voltage

The required voltage to produce and inversion layer.



10/28/2019

Consider an nMOS transistor fabricated in a 0.18 μ m process with L=0.18 μ m and W=2um. The process technology is specified to have C_{ox} =8.6fF/ μ m², μ_n =450cm²/V·s, and V_{th} =0.5V.

- a) Find V_{GS} and V_{DS} that result in the MOSFET operating at the edge of saturation with $I_D=100~\mu$ A.
- b) If V_{GS} is kept constant, find V_{DS} that results in $I_D = 50 \mu A$.
- c) To investigate the use of the MOSFET as a linear amplifier, let it be operating in saturation with V_{DS} =0.3V. Find the change in i_D resulting from v_{GS} changing from 0.7V by +0.01V and by -0.01V.


10/28/2019

An n-channel MOSFET operating with V_{ov} =0.5V exhibits a linear resistance r_{DS} =1k Ω when v_{DS} is very small.

- a) What is the value of the device trans-conductance parameter K_n ?
- b) Assuming $\lambda = 0$, what is the value of the current I_D obtained when v_{DS} is increased to 0.5V? And to 1V?
- c) Assuming an $\lambda = 0.1V^{-1}$, what is the value of the current I_D obtained when v_{DS} is increased to 0.5V? And to 1V?


10/28/2019

Assuming λ =0, design the circuit below, that is, determine the values of R_D and R_S, so that the transistor operates at I_D=0.4mA and V_D=0.5V. The NMOS transistor has V_{th}=0.7V, μ_n C_{ox}=100 μ A/V², and W/L=32.



10/28/2019


Assuming λ =0, design the circuit below, so that the transistor operates in saturation with I_D=0.5mA and V_D=3V. The PMOS transistor has V_{th}=-1V, K_p=1mA/V². What is the largest value that R_D can have while maintaining saturation-region operation?



Electronics I


MOS Behavior → Intuitively

10/28/2019



10/28/2019

Assuming matched NMOS and PMOS transistors with $V_{thn} = -V_{thp} = 1V$, $K_n = K_p = 1 \text{mA/V}^2$ and $\lambda = 0$, find the drain currents I_{Dn} and I_{Dp} , as well as the voltage v_o , for $v_l = 0V$, +2.5V, and -2.5V.



INEL 4201 – PN Junction 10/28/2019

Last Lecture → MOS


Two external voltage sources are required for biasing

• Three operation modes:

- 1) Cut-Off
- 2) Ohmic
- 3) Saturation


used for switching!

used for amplification!



 \boldsymbol{V}_{th}

 V_{g}




20

inversion layer

depletion layer

INEL 4201 – PN Junction

Last Lecture → MOS DC Analysis



INEL 4201 – PN Junction 10/28/2019

Exercise 5.5

An n-channel MOSFET operating with V_{ov} =0.5V exhibits a linear resistance r_{DS} =1k Ω when v_{DS} is very small.

- a) What is the value of the device trans-conductance parameter K_n?
- b) Assuming $\lambda = 0$, what is the value of the current I_D obtained when v_{DS} is increased to 0.5V? And to 1V?
- c) Assuming an $\lambda = 0.1V^{-1}$, what is the value of the current I_D obtained when v_{DS} is increased to 0.5V? And to 1V?

Electronics I