Instructor: Dr. Manuel Jimenez
Office:
S-222B
Hours: Please refer to Current Schedule

Course Description: Three credit hours. Theory of operation of transistor-transistor logic (TTL) and metal-oxide-semiconductor (MOS) gates; operation of semiconductor memories; programmable logic arrays (PLA); operational amplifiers; multivibrators; analog gates; analog to digital (A/D) and digital to analog (D/A) converters.

Prerequisites: INEL 4201, INEL 4205

 
 
Course Syllabus
  Textbook: R. Jaeger and T. Blalock, Microelectronic Circuit Design 3rd ed., McGraw Hill Corporation, 2008

References:
[1] J.M. Rabaey, Digital Intergrated Circuits, A Design Perspective, Prentice Hall, 1996
[2] H. Haznedar, Digital Microelectronics, The benjamin Cummings Publ. Co., 1991
[3] G. Glasford, Digital Electronics Circuits, Prentice Hall, 1989
[4] C. Mead and L. Conway, Introduction to VLSI Systems, Addison Wesley, 1980
[5] Sedra and Smith, Microelectronic Circuits 4th ed., Oxford University Press, 1998

Topics:
1. Introduction to Digital Electronics
2. BJT Fundamentals
3. Basic Bipolar circuits
4. MOS Fundamentals
5. Fabrication and Layout of MOS Circuits
6. NMOS, CMOS and BiCMOS Logic
7. Interface Logic
8. Regenerative Circuits
9. Sampling and quantization of analog signals
10. Data Conversion Cicuits
11. Semiconductor Memories
12. Programmable Logic Arrays

Exams:
Exam 1: Topics 1 through 3
Exam 2: Topics 4 through 6
Final: Topics 7 through 12

Grading:
Two Midterms, 20% first and 25% second
Final Exam 25%
Homework 20%
Quizzes 10%

Grading Scale:
0-50: F
51-64: D
65-74: C
75-87: B
88-100: A

Go to Top
 
Class Notes Download
 

Reading Material Class No. 1 (12.2MB)
Slides Lestures 1 & 2
Lecture 3: pn Junction Fundamentals
Lecture 4: BJT Fundamentals
Material "Bipolar Gates" (20.4MB compressed folder)
PSPICE Tutorial(2.2MB)
Semiconductor Fabrication(0.9MB)
MOS Inverters
Data Converters - Part 1 NEW!
Data Converters - Part 2 NEW!

Go to Top

 
Student Grades
 

Partial Grades

Go to Top

 
Handed Problems
 

Additional problems in HW2:
- Exercise 14.4
- Problems: 14.12, 14.16, 14.18, 14.29

Go to Top

 
Course-Related Links
 

Primer on Logic Gates

Go to Top

 

 

 
ECE Home Main Page