

Other SC Effects:

Sub-threshold Conduction:

- Long channel devices: If  $V_{GS} < V_{TO}$  channel barrier potential prevents  $I_D$  circulation. Depends only on  $V_{GS}$ .
- Short channel devices: Channel barrier depends on both  $V_{GS}$  &  $V_{DS}$


Increasing  $V_{DS} \rightarrow$  Reduces channel barrier }  $\Rightarrow$  Subthreshold Conduction  
 "Drain-induced barrier lowering (DIBL)"

$$I_{D_{sth}} = I_s e^{\frac{V_{GS}}{n\phi_T}} \left( 1 - e^{-\frac{V_{DS}}{\phi_T}} \right)$$

Where:  $I_s = \frac{q D_n W x_c n_0}{L_B}$ , and  $\phi_T = \frac{kT}{q}$  ( $n \approx 1.5$ )

$x_c$  = Subthreshold channel depth  
 $D_n$  = Electron diffusion coefficient  
 $L_B$  = Length of barrier region

This equation resembles  $I_C$  in a BJT; The source-channel-drain is modeled as a BJT to obtain  $I_{D_{sth}}$ ; Note the resemblance to a BJT when there is no channel.



$I_D$  current versus  $V_{GS}$  (on logarithmic scale), showing the exponential characteristic of the subthreshold region.

• Some authors prefer to write

$$I_{D_{sth}} = I_{D0} \left( \frac{W}{L} \right) e^{\frac{-(V_{GS} - V_T)}{n\phi_T}}$$

which denotes the dependence of  $I_{D_{sth}}$  on  $W/L$  and  $V_T$

• A common measure of device quality related to subthreshold conduction is the Inverse subthreshold slope ( $S$ )

$S$  is just the rate at which  $I_{sth}$

decays with the reduction of  $V_{GS}$



$$S = n \left( \frac{kT}{q} \right) \cdot \ln(10) \approx 60 n \frac{mV}{\text{decade}} @ 300^\circ K$$

Quality criteria:  $I_D|_{V_{GS}=0} \leq \epsilon I_D|_{V_{GS}=V_T}$   $\epsilon \approx 10^{-5} \Rightarrow$  Limit in lowest  $V_T$



### Threshold Variation

- $V_T$  equation based on long-channel device
  - Channel depletion dependent only on  $V_{GS}$
  - Neglects depletion charge induced by  $V_{DS}$
- In short channel transistors the effect of  $V_{DS}$  becomes relevant




Under this model, the amount of depletion charge in the channel due to  $V_{GS}$  is smaller than that for long-channel model.

Thus


$$V_{T0(\text{short})} = V_{T0} - \Delta V_{T0}$$

where

$$\Delta V_{T0} = \frac{1}{C_{ox}} \sqrt{2q\epsilon_{si} N_A |2\phi_F|} \frac{x_j}{2L} \left[ \sqrt{1 + \frac{2x_{dS}}{x_j}} - 1 + \sqrt{1 + \frac{2x_{dD}}{x_j}} - 1 \right]$$



(b) Drain-induced barrier lowering (for low  $L$ )



•  $\Delta V_{T0}$  variations can be as large as 50%  $V_{T0}$  for small  $L$

• Note that  $x_{dD} = f(V_{DS})$  (source of DIBL)

$$x_{dD} = \sqrt{\frac{2\epsilon_{si}}{q N_A} (\phi_0 + V_{DS})}$$

where  $\phi_0$  is the built-in voltage of the drain-bulk p-n junction


• Net:  $V_{T0} = f(V_{DS})$

## Narrow-Channel Effects

- Arise when  $W$  is comparable to  $x_{dm}$  (maximum depth of depletion region thickness)
- Induces threshold voltage variations :

$$V_{To} \text{ (narrow)} = V_{To} + \Delta V_{To}$$

- $\Delta V_{To}$  attributed to overlap of gate electrode on field oxide (FOX)



Cross-sectional view (across the channel) of a narrow-channel MOSFET.  
Note that  $Q_{NC}$  indicates the extra depletion charge due to narrow-channel effects.

$$\Delta V_{To} = \frac{1}{C_{ox}} \sqrt{2q\epsilon_{si} N_A |2\phi_F|} = \frac{K_c \cdot x_{dm}}{W}$$

where  $K_c$  is an empirical parameter depending of fringe depletion shape. Assuming quarter circle

$$K_c = \frac{\pi}{2}$$


- Note that for short, narrow channel devices, threshold variations tend to cancel-out
- However, transistor sizing for specs compliance tend to minimize narrow  $V_t$  variation, accentuation short channel induced variations.

## Other Effects:

- 1) Punch-through:
  - Large  $V_{DS}$  causes drain depletion region to reach source depletion region.
  - $V_{GS}$  does not control  $I_D$  anymore
  - $I_D$  rises sharply and induces transistor melt.
- 2) Oxide breakdown: Loss of insulating property when the electric field exceeds disruptive level of oxide
- 3) Oxide pinholes: Caused by oxide defects where uniformity is lost due to small  $t_{ox}$
- 4) Hot carrier effect: Increase of electric fields in channel region yield high energy carriers (HOT)

Hot carriers penetrate the oxide (upon collisions) permanently changing the oxide characteristics.

- This imposes limits to small device dimensions under conventional fabrication.
- More accentuated in NMOS devices due to electron mobility
- Effect leads to early device aging: Increase  $V_T$ , reducing  $I_D$



Stress conditions:

$$V_g = 3 \text{ V}$$

$$V_d = 8 \text{ V}$$

$$\text{stress time} = 14 \text{ h}$$


Typical drain current vs. drain voltage characteristics of an n-channel MOS transistor before and after hot-carrier induced oxide damage.

- One of the most compelling reasons to keep  $V_{DS}$  small in deep submicron devices.

- 5) Electromigration: Damage in metal traces caused by mass movement induced by high current densities. Induces voids & hillocks


FET R-C Model

Simplest approximation uses a linear model



$R_n$ : Piece-linear Resistor  
 $SW$ : Ideal switch

$C_s \neq C_d$ : Terminal capacitances

MOSFET RESISTANCE

$R_n = V_{ds}/I_D$ : In linear region, for small  $V_{ds}$  we can neglect  $V_{ds}^2/2 \approx 0$   
 $I_{Dn} \approx K_n(V_{gs}-V_T)V_{ds} \Rightarrow R_n \approx \frac{1}{K_n(V_{gs}-V_T)}$  (Point a)

At point b,  $V_{ds}^2/2$  might not be too small, so, a better estimate

$$R_{n_{in}} = \frac{2}{K_n[2(V_{gs}-V_T)-V_{ds}]} \leftarrow \text{(Point b)}$$

An approximation is

$$R_n = \frac{1}{K_n(V_{ds}-V_T)}$$

$\leftarrow$  Underestimates  $R_n$  by making  $V_{ds} = V_{ds}$  maximum value.

This model neglects channel-length modulation and assumes

$$R_{n_{sat}} = \infty \leftarrow \text{In reality, } R_{n_{sat}} < \infty \text{ (Finite) } R_{n_{sat}} \approx \frac{1}{\lambda I_D}$$


Although inaccurate, the RC model is very useful for the analysis of complex structures (complex gates and interconnect.)

A better estimate

$$R_n = \text{Average } (R_n) \Big|_{t_1}^{t_2} = \frac{1}{t_2-t_1} \int_{t_1}^{t_2} R_n(t) dt = \frac{1}{t_2-t_1} \int_{t_1}^{t_2} \frac{V_{ds}(t)}{I_D(t)} dt$$

Consider a velocity saturated, short-channel NMOS discharging a capacitor from  $V_{DD}$  to  $V_{DD}/2$ .

Assuming  $V_{DSAT} < V_{DD}/2$



Discharging a capacitor through an NMOS transistor: Schematic (a) and  $I$ - $V$  trajectory (b). The instantaneous resistance of the transistor equals  $(V_{DS}/I_D)$  and is visualized by the angle with respect to the  $y$ -axis.

$$R_n = \frac{1}{-V_{DS}/2} \int_{V_{DD}}^{V_{DD}/2} \frac{V}{I_{DSAT}(1+\lambda V)} dV \approx \frac{3}{4} \frac{V_{DD}}{I_{DSAT}} \left(1 - \frac{7}{9} \lambda V_{DD}\right)$$


Making an approximation  $R_n = \frac{1}{2} (R_n(t_1) - R_n(t_2)) \approx \frac{3}{4} \frac{V_{DD}}{I_{DSAT}} \left(1 - \frac{5}{6} \lambda V_{DD}\right)$

Nearly the same result

This formulation uses  $I_{DSAT} = K_n \left[ (V_{DD} - V_{DSAT}) V_{DSAT} - \frac{V_{DSAT}^2}{2} \right]$

Notice that in every model:

- $R_n \propto \frac{1}{K_n} \propto \frac{1}{W/L}$
- Small value of  $R_n$  for  $V_{DD}$  around  $V_T$
- For large  $V_{DD}$   $R_n$  is controlled only by  $\lambda$



Simulated equivalent resistance of a minimum size NMOS transistor in 0.25  $\mu$ m CMOS process as a function of  $V_{DD}$  ( $V_{GS} = V_{DD}$ ,  $V_{DS} = V_{DD} \rightarrow V_{DD}/2$ ).

13-763  
42-181  
42-385  
42-386  
42-388  
42-389  
42-390  
42-391  
42-392  
42-393  
42-394  
42-395  
42-396  
42-397  
42-398  
42-399  
42-400  
42-401  
42-402  
42-403  
42-404  
42-405  
42-406  
42-407  
42-408  
42-409  
42-410  
42-411  
42-412  
42-413  
42-414  
42-415  
42-416  
42-417  
42-418  
42-419  
42-420  
42-421  
42-422  
42-423  
42-424  
42-425  
42-426  
42-427  
42-428  
42-429  
42-430  
42-431  
42-432  
42-433  
42-434  
42-435  
42-436  
42-437  
42-438  
42-439  
42-440  
42-441  
42-442  
42-443  
42-444  
42-445  
42-446  
42-447  
42-448  
42-449  
42-450  
42-451  
42-452  
42-453  
42-454  
42-455  
42-456  
42-457  
42-458  
42-459  
42-460  
42-461  
42-462  
42-463  
42-464  
42-465  
42-466  
42-467  
42-468  
42-469  
42-470  
42-471  
42-472  
42-473  
42-474  
42-475  
42-476  
42-477  
42-478  
42-479  
42-480  
42-481  
42-482  
42-483  
42-484  
42-485  
42-486  
42-487  
42-488  
42-489  
42-490  
42-491  
42-492  
42-493  
42-494  
42-495  
42-496  
42-497  
42-498  
42-499  
42-500




MOSFET CAPACITANCE

MOS capacitances are in general a) Non-linear (voltage dependent) b) Distributed over the device, rather than lumped, and c) Three-dimensional (depend on  $w, L, x_j$ )


- Capacitance models for manual analysis use lumped approximations. Better models are available through SPICE
- Total capacitance includes gate and source-drain components.

Gate Capacitance:

The gate electrode, due to the lateral diffusion, overlaps with the source and drain regions



The equivalent capacitances resulting can be represented as



The overlap generated capacitances are constant and independent from voltage. Assume the overlap is the same in the source & drain regions:

$$C_{GS_{ovl}} = C_{GD_{ovl}} = C_{ox} \cdot W \cdot L_D$$

In addition to the overlap, the electrical interaction between gate and source-channel-drain induces additional capacitance components.


$$C_{G_{voltage}} = C_{GS_{voltage}} + C_{GD_{voltage}} + C_{GB_{voltage}}$$

The values of the voltage induced components depend on the state of the channel. (Voltage-dependent components)

Cut-off:

- Source and drain are electrically isolated (no inversion)
- Only gate-bulk region contributes to  $C_{GB_{voltage}}$

$$C_{GB_{voltage}} = C_{ox} \cdot (W \times L)$$




cut-off channel

Linear:

- Inversion layer shields bulk, cancelling  $C_{GB_{voltage}}$ . Only the drain and source regions contribute to  $C_{GS_{voltage}}$


$$C_{GS_{voltage}} \approx C_{GD_{voltage}} \approx \frac{1}{2} C_{ox} \cdot (W \times L)$$



Linear channel

Saturation:

- Inversion layer covers only part of the channel
- Drain is isolated
- Source linked to conducting channel
- $C_{G_{voltage}} = C_{GS} \approx \frac{2}{3} C_{ox} \cdot (W \times L)$



Saturated channel


Considering  $C_G = C_{G_{overlap}} + C_{G_{voltage}}$ , then its behavior is summarized as:

Capacitance	Cut-off	Linear	Saturation
$C_{gb}$ (total)	$C_{ox} W L$	0	0
$C_{gd}$ (total)	$C_{ox} W L_D$	$\frac{1}{2} C_{ox} W L + C_{ox} W L_D$	$C_{ox} W L_D$
$C_{gs}$ (total)	$C_{ox} W L_D$	$\frac{1}{2} C_{ox} W L + C_{ox} W L_D$	$\frac{2}{3} C_{ox} W L + C_{ox} W L_D$

$$C_G(\text{total}) = C_{ox}(W L + 2 W L_D) \quad C_{ox}(W L + 2 W L_D) \quad C_{ox}\left(\frac{2}{3} W L + 2 W L_D\right)$$




The evolution of  $C_G$  as a function of  $V_{GS}|_{V_{DS}=0}$  and  $V_{DS}|_{V_{GS}>V_T}$  evidences the non-linear nature of  $C_G$ .



### Source - Drain Capacitances (Junction capacitances)

- Caused by the reverse-biased parasitic p-n junctions between source - and drain - bulk regions.



Detailed view of source junction.

$$N_A^+ \approx 10 N_A$$

- Equations for manual analysis:  $C_{DB} = C_{SP} = C_{BOTTOM} + C_{SW}$

$$C_{bottom} = A_{bottom} \cdot C_{j0} \cdot K_{eq}$$

where

$$C_{j0} = \sqrt{\frac{\epsilon_{si}}{2} \frac{N_A \cdot N_D}{N_A + N_D} \frac{1}{\phi_0}} \leftarrow \text{Zero-bias junction capacitance}$$

$$K_{eq} = \frac{\phi_0}{(V_2 - V_1)(1-m)} \left[ \left(1 - \frac{V_2}{\phi_0}\right)^{1-m} - \left(1 - \frac{V_1}{\phi_0}\right)^{1-m} \right] \leftarrow \text{Voltage equivalence factor}$$

Junction  $m = \text{Grading coefficient}$

$$\phi_0 = \frac{kT}{q} \cdot \ln\left(\frac{N_A \cdot N_D}{n_i^2}\right), \quad (V_1, V_2) \leftarrow \text{limits for bias voltage}$$



$A_{\text{bottom}} = W \times L_s \leftarrow$  Bottom plate area

For the particular case when  $m = 1/2$  (abrupt p-n junction)

$$K_{eq} = -\frac{2\sqrt{\Phi_0}}{V_2 - V_1} (\sqrt{\Phi_0 - V_2} - \sqrt{\Phi_0 - V_1}) \quad (0 < K_{eq} \leq 1)$$

$K_{eq} = 1 \leftarrow$  Ignores voltage dependence

$C_{sw} = A_{sw} \cdot C_{j0sw} \cdot K_{eq}(sw)$

Since the channel stop implant has a doping concentration higher than the bottom plate  $C_{j0}$  &  $K_{eq}$  will be different

$$C_{j0sw} = \sqrt{\frac{\epsilon_{Si} - q}{2} \left( \frac{N_A(sw) \cdot N_D}{N_A(sw) + N_D} \right) \frac{1}{\Phi_{0sw}}}$$

and

$$K_{eq}(sw) = -\frac{2\sqrt{\Phi_{0sw}}}{V_2 - V_1} (\sqrt{\Phi_{0sw} - V_2} - \sqrt{\Phi_{0sw} - V_1})$$

$A_{sw} = (2L_s + W) X_j \leftarrow$  No capacitance on the channel side

$X_j$  is constant for a given process. Thus, a zero-bias sidewall junction capacitance is usually defined as


$C_{jsw} = C_{j0sw} \times X_j$

Therefore:

$C_{sw} = P_{sw} \cdot C_{jsw} \cdot K_{eq}(sw)$

where  $P_{sw} = (2L_s + W) \leftarrow$  Sidewall perimeter

SOURCE-DRAIN RESISTANCES : Parasitic resistances of source & drain regions.



(a) Modeling the series resistance

(b) Parameters of the series resistance

Series drain and source resistance.

$$R_{S(D)} = \frac{L_{S(D)}}{W} R_{\square} + R_c$$

$R_{\square} \leftarrow$  Sheet resistance

$R_c \leftarrow$  Contact resistance

These resistances are usually neglected in most hand calculation models.