


VLSI Overview

VLSI: Very Large Scale Integration = IC with over 10^6 gates

Current level: over 10^8 transistors


Design Hierarchy: Sequence of design steps required to complete a design



22-101 50 SHEETS
22-102 100 SHEETS
22-103 200 SHEETS




ASIC Design Styles:




Macro Blocks

Full-custom



Standard Cells



Gate Arrays

Semi-custom

24-141 50 SHEETS
22-142 100 SHEETS
22-144 200 SHEETS



Full custom: Handcrafted design. Manually optimized.
Highly optimized. Very expensive.
Also called Macro-Block style

Semi-Custom: Employs libraries of pre-defined building blocks

Specific sub-styles depend on employed structures. Most commonly used styles include standard cells and Gate arrays

Moore's Law: "The number of transistors on a chip will double about every 18 months"

Gordon Moore, 1970

How long will it continue?

Now-a-days at about 10^8

LOGIC DESIGN WITH MOSFETS

Book terminology:


Assertion-level: Level of control signal required for an action to take place

Asserted-high Vs. Asserted-low


Series-connection \Rightarrow anded control signals

Parallel-connection \Rightarrow orred control signals


MOSFETs as switches






NMOS




4-Terminal NMOS




NMOS Switch





PMOS



4-Terminal PMOS




PMOS Switch




Threshold Voltage V_T : $V_{GSn} \leq V_{Tn} \leftarrow$ NMOS OFF

$V_{GSp} \geq V_{Tp} \leftarrow$ PMOS OFF



When $V_x = 0V$, $V_A = V_{DD}$, $V_o = 0V$
Strong Low

When $V_x = V_{DD}$, $V_A = V_{DD}$, $V_o = V_{DD} - V_{Tn}$
Weak Low



$V_x = 0V$, $V_A = 0V$, $V_o = V_{Tp}$
Weak High


$V_A = 0V$, $V_x = 0V$, $V_o = V_{DD}$
Strong High

MOSFETS pass characteristics can be summarized as

	V_A	V_i	V_o
NMOS:	L	X	Z
	H	L	L
	H	H	h

	V_A	V_i	V_o
PMOS:	L	L	L
	L	H	H
	H	X	Z

Transmission gates:




Provides both strong L and strong H due to complementary structure.

22-141 50 SHEETS
22-142 100 SHEETS
22-144 200 SHEETS



CMOS Logic

Structure:




PUN = Pull-up network
Takes the output to high

PDN = Pull-down network
Takes the output to low


Constructing the PDN & PUN:

Recall that:


- anded variables \Rightarrow series connection
- ored variables \Rightarrow parallel connection
- NMOS imply non-inverted variables ($V_{tn} > 0$)
- PMOS " inverted variables ($V_{tp} < 0$)




$C_1 \cdot C_2$
Low



$\bar{C}_1 \cdot \bar{C}_2$
High



$C_1 + C_2$
Low




$\bar{C}_1 + \bar{C}_2$
High

MOSFET connections & equations for passing $a \leftrightarrow b$

• CMOS gates are intrinsically inverting gates.


Inverter: $F = \bar{A}$




A	F
L	H
H	L




NAND Gate



A	B	F
L	L	H
L	H	H
H	L	H
H	H	L



NOR Gate



A	B	F
L	L	H
L	H	L
H	L	L
H	H	L



General Approach

① Separate the function into complementary subfunctions for

- PUN $\rightarrow f(H) \rightarrow$ Drives F to High
- PDN $\rightarrow f(L) \rightarrow$ Drives F to Low

22-141 50 SHEETS
22-142 100 SHEETS
22-144 200 SHEETS



② Make: $f(H) = F$, applying DeMorgan until you get single inverted variables

$f(L) = \bar{F}$, also apply DeMorgan if necessary to obtain single non-inverted variables

③ Construct & connect the networks using series/parallel FETS

Example: $F = \overline{A + B \cdot (C + D)}$


$$\begin{aligned} f(H) = F &= \overline{A + B \cdot (C + D)} = \bar{A} \cdot \overline{B \cdot (C + D)} \\ &= \bar{A} \cdot (\bar{B} + \overline{C + D}) \\ &= \bar{A} \cdot (\bar{B} + (\bar{C} \cdot \bar{D})) \quad \text{OK} \end{aligned}$$

$$f(L) = \bar{F} = \overline{\overline{A + B \cdot (C + D)}} = A + B \cdot (C + D) \quad \text{OK}$$



Multiplexers (MUX)

Consider a 2-to-1 MUX




Symbol

A	B	S	F
L	X	L	L
H	X	L	H
X	L	H	L
X	H	H	H

Truth table


$$F = A\bar{S} + BS$$




Schematic

Memory Elements

Level sensitive data latch:



Operation: CLK = 1 → Load → Q = D





CLK = 0 → Hold → Q = Q_{t-1}

Q_{t-1} = Previous value of Q

Positive level sensitivity

How would you convert it to negative level sensitivity?

Edge sensitive data latch:



Symbol

How would you change it to falling edge sensitivity?

Operation:


CLK = 0 master is loaded while slave holds the previous value

CLK = 0 → 1 master stops sampling and slave begins sampling the master's output (QM).


CLK = 1 → 0 master samples and slave holds.

A Few TG-based Circuits:


XOR:




XNOR:



OR:



XNOR:




Note that M_1 only passes $A = \text{High}$

Exchange $B \leftrightarrow \bar{B}$ to get XOR

Clocking with TGs

- Made possible by $t_{\text{hold}} \neq 0$ at the TG output.
- Requires $(T/2) < t_{\text{hold}}$
- Phase of clk signal is alternated between stages



- Very useful in synchronous combinational circuits & pipelines as long as $T/2 < t_{\text{hold}}$
- Longer T values require explicit latches

22-141 50 SHEETS
 22-142 100 SHEETS
 22-144 200 SHEETS

