



A couple of latch implementations:




(a) Logic diagram




(b) CMOS circuit

Simple NOR-based SR latch



(a) Logic diagram



(b) CMOS circuit

Clocked SR latch. Implementation based on AOI gates


22-141 50 SHEETS
22-142 100 SHEETS
22-144 200 SHEETS



Physical Structure of CMOS ICs

Current IC technology stacks alternating layers of metal & insulator on top of the substrate.

Resistance: Any current-conducting trace will exhibit a finite parasitic resistance.



l = trace length
 t = " thickness
 w = " width

} all in cm

σ = trace conductivity $\rightarrow [\Omega\text{-cm}]^{-1}$
 known for a given material

$\rho = 1/\sigma$ = resistivity in $\Omega\text{-cm}$


$$R_{\text{line}} = \frac{l}{\sigma A} = \rho \frac{l}{A}$$

VLSI process cannot control t or σ so $R_{\text{line}} = \frac{1}{\sigma t} \left(\frac{l}{w} \right)$

Sheet resistance $R_s = \frac{1}{\sigma t} = \frac{\rho}{t} \rightarrow \Omega$

- Conducting layers are characterized by their sheet resistance
- Note that if $w=l \Rightarrow R_{\text{line}} = R_s \frac{w}{w} = R_s$
- R_s is usually given units of " Ω per square"
- Line resistance can be computed using these units as:

$$R_{\text{line}} = R_s n, \text{ where } n = l/w$$



← A line trace of length l and width w (top view)

Capacitance: Any two conducting bodies electrically separated will develop a parasitic capacitance between them

$Q = CV$ ← Charge in the positive side

Capacitance value \rightarrow voltage difference

22-141 50 SHEETS
 22-142 100 SHEETS
 22-144 200 SHEETS

Since $I = dQ/dt$ the I-V equation for a capacitor is
 $I = C dv/dt$


For a conducting trace of:

length l
 width w
 separated from the substrate t_{ox}

$$C_{line} = \epsilon_{ox} \frac{wl}{t_{ox}}$$



ϵ_{ox} = Oxide permittivity in F/cm

C_{line} obtained as above ignores the fringing fields due to the wire geometry and mutual effects of surrounding conductors




Line delay: Is a function of the line time constant


$$\tau = R_{line} C_{line}$$




MOSFETs Layout:



Layers used to create a MOSFET



(a) Side view



(b) Top view

Views of a MOSFET

22-141 50 SHEETS
 22-142 100 SHEETS
 22-144 200 SHEETS



- Pure silicon is a semiconductor (intrinsic material)

$$N_{Si} = 5 \times 10^{22} \text{ atoms/cm}^3$$

- Only thermally liberated carriers exist in a pure semiconductor
- Intrinsic electron density at room temperature

$$n_i = 1.45 \times 10^{10} \text{ cm}^{-3} \quad @ 300^\circ\text{K}$$

- n_i increases with temperature
- Free electrons vs holes : Electron-hole pair (n, p)
- In an intrinsic material $n = p \Rightarrow n \cdot p = n_i^2$
- Silicon conductivity enhanced by impurities
- Impurities added through a doping process
- Impurity type determines resulting material (p or n)
- Impurity concentrations:

$N_a \rightarrow$ acceptor concentration

$N_d \rightarrow$ donor concentration

Electron density : $n_n = N_d \text{ cm}^{-3} \leftarrow$ majority carriers

Hole density (in n-sample) = $p_n = \frac{n_i^2}{N_d} \text{ cm}^{-3} \leftarrow$ minority carrier

Same applies for a p-sample. (based on N_a)

Conductivity of a semiconductor region with carrier densities p & n

$$\sigma = q(\mu_n n + \mu_p p)$$

$\mu_n \quad \mu_p \rightarrow$ Electron & hole mobility factors in $\text{cm}^2/\text{V-sec}$

For intrinsic silicon: $\mu_n = 1360 \quad \mu_p = 480$

For doped silicon:

$$\sigma_n = q \mu_n n_n \leftarrow \text{n-type}$$

$$\sigma_p = q \mu_p p_p \leftarrow \text{p-type}$$

Impurity scattering: mobility is a function of doping concentration N

$$\mu(N) = \mu_1 + \frac{\mu_2 - \mu_1}{1 + \left(\frac{N}{N_{ref}}\right)^a}$$


In general $\mu_n > \mu_p$

- In CMOS processing, region types are determined by dominant concentrations.

So $n_n = N_d - N_a$ $p_n = \frac{n_i^2}{(N_d - N_a)}$ ← n-type

Likewise for p-type

For a MOS transistor (NMOS)



$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$ ← oxide permittivity

$C_G = W \cdot L \cdot C_{ox}$

Threshold Voltage: Minimum V_G required to take the gate capacitor into inversion mode. This creates the channel

$Q_c = -C_G (V_G - V_{tn})$
 ← channel charge

Once in inversion mode ($V_G - V_{tn} > 0$) $I = \frac{|Q_c|}{\tau_t}$ coulomb/sec

τ_t = transit time: mean-time for carriers to travel from s to D

$v_{te} = \frac{L}{\tau_t}$ ← electron velocity

So $I = \frac{C_G}{(L/v)} (V_G - V_{tn}) = v C_{ox} W (V_G - V_{tn})$

Using $v = \mu E$ where $E = \frac{V}{L}$
 ↑ Electric Field

22-141 50 SHEETS
 22-142 100 SHEETS
 22-148 200 SHEETS



Combining these equations we obtain

$$I_D = \mu_n C_{ox} \frac{W}{L} (V_G - V_{tn}) V \quad (3)$$






Making $\mu_n C_{ox} \frac{W}{L} = \beta_n \rightarrow$ Device transconductance. Also called K_n

$$R_n = \frac{V}{I} = \frac{1}{\beta_n (V_G - V_{tn})} \leftarrow \text{Linear NMOS Resistance (Similarly for PMOS)}$$



CMOS processing:

- Substrate p- (or simply p)
- n-well
- Source-drain diffusions (n^+ or p^+)
- Gate-oxide
- Poly
- Metallization

Transistors are created at the intersection of poly & diffusion





Series MOSFETS



Multiple devices can share S/D regions allowing for compact layouts
 Note that all S/D areas share a single n^+ diffusion



22-141 30 SHEETS
 22-142 100 SHEETS
 22-143 200 SHEETS

Parallel MOSFETS



- METAL1
- POLY
- NDIFF
- CONTACT/VIA

CMOS Layout :





- Poly (gate)
- n+/p+
- Metal
- Contact
- n-well boundary

(a) Circuit

(b) Layer patterning

Figure 3.31 Translating a NOT gate circuit to silicon



- Poly (gate)
- n+/p+
- Metal
- Contact
- n-well boundary

(a) Circuit

(b) Layer patterning

Figure 3.32 Alternate layout for a NOT gate




Figure 3.33 Two NOT gates that share power supply and ground

(Continue to hand out: "Complex Gates layouts")

22-141 40 SHEETS
22-142 100 SHEETS
22-143 200 SHEETS
22-144 300 SHEETS




Figure 3.34 Non-inverting buffer




Figure 3.35 Layout of a transmission gate with a driver




Figure 3.37 NOR2 gate design




Figure 3.36 NAND2 layout