VHDL: A "Crash" Course



With contributions by: Irvin Ortiz Flores




Electrical and Computer Engineering Department University of Puerto Rico - Mayaguez



Outline

- Background
- Program Structure
 - Types, Signals and Variables
- Description Styles
- Combinational Logic Design
- Finite State Machines
- Testbenches



What is VHDL?

- VHDL: VHSIC Hardware Description Language
 - VHSIC= Very High Speed Integrated Circuit
- VHDL was created for modeling digital systems
 - Language subset used in HW synthesis
- Hierarchical system modeling
 - Top-down and bottom-up design methodologies


VHDL Retrospective


- VHDL is an IEEE and ANSI standard for describing digital systems
- Created in 1981 for the DoD VHSIC program
 - First version developed by IBM, TI, and Intermetric
 - First release in 1985
 - Standardized in 1987 and revised several times thereafter
 - Standard 1076, 1076.1 (VHDL-AMS), 1076.2, 1076.3
 - Standard 1164, VHDL-2006
 - Inherits many characteristics of ADA: Strong typed

VHDL Uses


- Modeling of Digital Systems
 - Looks a High-level Language
- Synthesis of Digital Systems
 - Language Subset
- Synthesis Targets
 - FPGAs & FPLDs
 - ASICs
 - Custom ICs







VHDL-based Design Flow



Common VHDL Data Types

- Integer: Predefined in the range -(2³¹) through +(2³¹-1). Subtypes can be declared
- Boolean: False, True
- Bit, std_logic: A single bit
- Bit_vector, std_logic_vector: Multiple bits
 - Range needs to be specified

Basic VHDL Program Structure

Library

```
library IEEE;
             use IEEE.std logic 1164.all;
Inclusion | use IEEE.STD_LOGIC_ARITH.all;
```

Entity Declaration


```
Entity Adder is
   port (A,B : in
                    std logic vector(4 downto 0);
           Cin : in
                      std logic;
           Sum : out std logic vector(4 downto 0);
           Cout : out std logic);
End Adder;
```

Architecture **Declaration**

```
architecture a adder of adder is
signal AC,BC,SC : std_logic_vector(5 downto 0);
begin
    AC <= '0' & A;
    BC <= '0' & B;
    SC <= unsigned(AC) + unsigned(BC) + Cin;
    Cout \leq= SC(5);
    Sout <= SC(4 downto 0);
end a adder;
```

Entity Declaration

- Specifies interface
- States port's name, mode, & type
- Mode can be IN, OUT, or INOUT
- Port type can be from a single bit to a bit vector



Architecture Declaration

- Describes the internal operation of an entity
- Several architectures can be associated to one entity
- States which components, signals, variables, and constants will be used

An Architecture Example

```
library IEEE;
                                   ➤ Library declaration section
use IEEE.std_logic_1164.all;
use IEEE.STD_LOGIC_ARITH.all;
Entity Adder is
                         std logic vector(4 downto 0);
      port (A,B : in
             Cin : in
                         std logic;
             Sum : out std logic vector(4 downto 0);
             Cout : out std logic);
                                        Architecture declaration
End Adder;
                                         Associated
architecture a_adder of adder is
                                          entity
                                                        Signal declaration. Also can be
signal AC,BC,SC : std_logic_vector(5 downto 0);
                                                        placed component, constants,
                                                        types, declarations.
begin
     AC <= '0' & A;
     BC <= '0' & B;
     SC <= unsigned(AC) + unsigned(BC) + Cin;</pre>
                                                      Concurrent Statements:
     Cout \leq SC(5);
                                                       Processed at the same time.
     Sout <= SC(4 downto 0);
                                                      Also component instantiations,
                                                       and processes can be placed.
end a_adder;
```

Signals Vs Variables (1/2)

Signals

- Can exist anywhere, like wires
- Connect components or carry information between processes
- When inside a process, its value is updated when the process suspends
- Signal assignment operator: <=

Variables

- Can only exist inside a process
- Behave like local HLL variables holding temporary values
- Values updated right after assignment.
 Sequence matters
- Variable assignment operator: :=

Concurrent Vs. Sequential Code

- Concurrent Statements
 - Occur typically <u>outside</u> a process
 - Take place concurrently, i.e. with simulation clock stopped
 - Uses of SIGNALS and processes
- Sequential Statements
 - Occur only <u>inside</u> a process
 - Are executed sequentially, i.e. one after another
 - Uses VARIABLES and functions

Signals Vs Variables (2/2)

Signals

- Initial values: A=5,B=15, X=10
- Final values: A=10,B=5

```
Sigproc: process(A,X)
Begin
  A <= X;
  B <= A;
End process Sigproc;</pre>
```

Variables

- Initial values: A=5,B= 15, X=10
- Final values: A=10,B=10

```
Sigproc: process(X)
Variable A,B : integer;
Begin
   A := X;
   B := A;
End process Sigproc;
```

Three-Bit Binary Counter

```
entity countl is
   port( clock, enable: in bit;
          ga: out integer range 0 to 7);
end countl;
                                                       Sensitivity list. Process is executed
                                                       each time one of this parameters
architecture countarch of countl is
                                                       change.
begin
   process (clock)
   variable count: integer range 0 to 7;
                                                      Variable declaration
   begin
      if (clock'event and clock ='1') then
                                                        Variable assignment operator
             if enable = '1' then
                count := count + 1;
                                                       Sequential statements.
             end if;
      end if;
      qa <= count after 10 ns;
   end process;
end countarch;
                                               count1.scf - Waveform Editor
```

Ref. 0.0ns

- clock

enable

qa[2..0]

HO

• • Time: 11.05us

10.0us

15.0us

20.0us

Signal assignment operator

A "D" Flip-Flop

```
entity dff is
port ( d,clock : in bit;
        q: out bit);
end dff;
architecture arch of dff is
begin
    process (clock)
                                                      Refers to the rising edge of the
    begin
                                                      clock
         if(clock'event and clock=1) then
             if (d='1') then
                                                     Explicit comparisons and
                 q <= \1';
                                                      assignments to port and signals uses
             else
                                                     " for one bit and " " for multiple bits
                 q <= '0';
             end if;
         end if;
                                                       ● ● Time: 6.24us
                                                                        Interval: 6.24us
    end process;
                                                     0.Ons
                                                             5.Dus
                                                                      10.0us
end arch;
                                                   0
                                                   8
```

D-type flip-flop with active low preset and clear inputs

```
The pm and din signals are asynchronous
                                                                      → Coments begin with --
entity dffpc is
    port(d,clrn,prn,clock: in bit;
         q out bit);
end dffpc;
architecture arch of dffpc is
                                                                    Logical operators and, or, not,
begin
                                                                    nand, xor are defined in the
    process (clock)
                                                                    language
    begin
        if(clock'event and clock = '1') then
              if(d='l' and prn='l' and clrn='l') then
                  q <= '1';
              elsif(d='0' and prn='l' and clrn ='1') then
                                                                    *elsif is used instead of the else
                  a <= '0'.
                                                                     if of C language.
              end if:
              --handle active low preset
              if(prn='0' and clrn='l') then
                                                   💦 dffpc.scf - Waveform Editor
                  q <= '1';
                                                      0.0ns
                                                                 ◆ ▼ Time: 25.27us
                                                                                        25.27 us
              end if;
              --handle active low clear
                                                    Name:
                                                   - clock
              if(clrn='0' and prn='l') then
                  q <= '0';
                                                   clrn
              end if;
                                                              0
                                                   m> d
        end if;
                                                   - COP 0
    end process;
end arch;
```

D Flip-Flop with Asynchronous Preset and Clear

```
entity dffapc is
   port(clock, d, prn, clrn : in bit;
       q : out bit);
end dffapc;
architecture archl of dffapc is
begin
   process(clock, clrn, prn)
                                                            Integer range definition. Range 0
   variable reset, set: integer range 0 to 1;
                                                            to 1 defines one bit.
   begin
       if(prn='0') then
           q <= \1';
       elsif (clrn='0') then
           q <= '0';</pre>
       elsif (clock'event and clock='1') then
           q <= d;
                                           📆 dffpc.scf - Waveform Editor
                                           Ref: 0.0ns
                                                        ★ ★ Time: 25.27us
       end if;
   end process;
                                           Name
end archl;
                                           clrn
                                           - Q
```

Full Adder


```
library ieee;
use ieee.std_logic 1164.all;
entity fulladd is
   port( al,a2,cin: in std_logic;
            sum,cout: out std_logic);
end fulladd;
architecture fulladd of fulladd is
begin
    process(al,a2,cin)
    begin
        sum <= cm xor al xor a2;</pre>
        cout <= (al and a2) or (cin and (al xor a2));</pre>
    end process;
                                               R fulladd.scf - Waveform Editor
                                                             • 1 Time: 784.0ns
                                                                                Interval: 784.0ns
                                               Ref: 0.0ns
end fulladd;
                                                                  400.0ns
                                                                         800.0ns
                                                                                 1.2us
                                                                                         1.6us
                                                         Value
                                               Name:
                                                          0
                                                          0
                                               sum
                                               - cout
                                                          0
```

Four Bit Adder

```
--A VHDL 4 bit adder
entity fourbadd is
  port ( cin: in integer range 0 to 1;
        addendl:in integer range 0 to 15;
        addend2:in integer range 0 to 15;
        sum: out integer range 0 to 31);
end fourbadd;
architecture a4bitadd of fourbadd is
begin
    sum <= addendl + addend2 + cin;
end a4bitadd;</pre>
```

Integer type allows addition, subtraction and multiplication. Need the following statement at the library declaration section:

use IEEE.STD_LOGIC_ARITH.all



VHDL Description Styles

- <u>Dataflow</u>: Uses concurrent signal assignments
- Behavioral: Relies on process to implement sequential statements
- <u>Structural</u>: Describes the interconnections among components of a system. Requires hierarchical constructs.
- Mixed Method: Combines the three styles.

D Flip-Flop Dataflow


```
--D flip-flop dataflow
--Includes preset and clear
entity dff_flow is
    port (d, prn, clrn: in bit;
        q,qbar: out bit);
end dff_flow;

architecture archl of dff_flow is
begin
    q <= not prn or (clrn and d);
    qbar <= prn and (not clrn or not d);
end archl;
```

off_flow.scf - Waveform Editor ● ● Time: 108.0ns Ref. 0.0ns Interval: 108.0ns 0.Ons 50.0ns 100.0ns 150.0ns Name: Value: - clm 0 prn prn 0 **Ⅲ** d -D Q - gbar

Behavioral D Flip-Flop

```
--Active low preset and clear inputs
entity dffpc2 is
  port(d,clock,clrn,prn:in bit;
      q,qbar:out bit;
end dffpc2;
architecture arch of dffpc2 is
begin
  process(clock,clrn,prn)
     begin
     if(clock'event and clock = '1')
     then
        q <= not prn or (clrn and d);</pre>
        qbar <= prn and (not clrn or</pre>
        not d);
     end if;
  end process;
end arch;
```



D Flip-Flop Structural


```
entity dff_str is
   port (d :in bit;
         q,qbar:out bit);
end dff_str;
architecture adff_str of dff_str_is
component nandtwo
   port(x, y: in bit;
       z:out bit);
end component;
signal qbarinside, qinside, dbar: bit;
begin
   nandq:nandtwo
   port map(qinside, d,qbarinside);
   nandqbar:nandtwo
   port map(qbarinside,dbar, qinside);
   dbar <= not d;
   q <= qinside;
   qbar <= qbarinside;
end adff_str;
```

Component instantiation. Connections are made by correspondence


Component declaration.
Port appears exactly as in the entity declaration

Entity name

Component instantiation label



```
--A two input nand gate
entity nandtwo is
   port(x, y:in bit;
        z :out bit);
end nandtwo;
architecture anandtwo of nandtwo
is
begin
   z <= not(x and y);
end anandtwo;</pre>
```



A Sequence Detector

```
entity simple is
         clock, resetn, w: in stdlogic;
port (
         z:out std logic);
end simple;
architecture behavior of simple is
type state_type is (a, b, c);
signal y: state_type ;
begin
   process (resetn, clock)
   begin
      if resetn = '0' then
         y <= a;
      elsif (clock'event and clock = 'l') then
         case y is
            when a =>
              if w='0' then
                   y <= a;
              else
                   y <= b;
              end if;
```


Clock Cycle	t_0	t_1	t_2	t_3	t_4	t_5	t_6	t ₇	t_8	t ₉	t ₁₀
		1									
Z:	0	0	0	0	0	1	0	0	1	1	0

Type declaration

→ Signal definition using a defined type

Case statement declaration

_Item under test



A Secuence Detector (continued)


```
when b =>
              if w='0' then
                   y <= a;
              else
                   y <= c;
              end if;
            when c =>
              if w='0'then
                   y <= a;
              else
                  y <= c;
              end if;
         end case:
      end if;
   end process;
   z <= 'l' when y=c else '0';
end behavior;
```


Clock Cycle $| \mathbf{t}_0 | \mathbf{t}_1$

W:

Case statement declaration


,Conditional signal assignment





Testbenches

- Transmits test vectors to DUT
- Usually not synthesizable
- Entity has no outside ports
- Environment for DUT
- Facilitate verification and validation of a design
- Several input and output methods



Testbench Template

```
entity TEST_TB is
    -- No port statements
end TEST_TB;
architecture BER of TEST_TB is
     -- DUT component declaration
     -- Internal signal declarations
begin
     -- DUT component instantiation
     -- Clock generation
     -- Stimulus generation
     -- Response analysis
     -- Messaging, waveform, or file output
end BER;
```

Example Testbench

```
entity TB_TEST is
end TB TEST;
architecture BEH of TB_TEST is
      component TEST
         port(CLK, RST : in std_logic;
                       : in integer range 0 to 15;
              В
                       : in std_logic;
                       : out integer range 0 to 15);
      end component;
      constant PERIOD : time := 10 ns;
      signal W_CLK : std_logic := '0';
      signal W_A, W_C : integer range 0 to 15;
                  : std_logic;
      signal W_B
      signal W_RESET : std_logic;
begin
       DUT: TEST
         port map(CLK => W_CLK,
                  RST => W_RESET,
                  A => W A
                  B \Rightarrow W B
                  C => W_C);
```

Questions?