Practice Problem Set 1 for Exam 3

- 1. Design a sequence detector. The circuit has one 1-bit input x and one 1-bit output z. The output becomes a logic 1 for one clock cycle if the sequence **0010** (two **0**, followed by a **1** and then by a **0**) is detected in the input x. Overlapping sequences should be detected. Your solution should include:
 - a. state diagram and state transition table. Use sequential state codes.
 - b. K-maps to minimize the combinational part of the circuit <u>for the least-significant state bit</u> <u>only</u> using a JK flip flop. Show the resulting Boolean algebra equations for J and K.
 - c. Repeat part b for the second bit using a T flip flop.
- 2. Design a 3-bit UP/DOWN counter. The device has a single-bit input UP/DOWN. It should repeatedly count from 0 to 7 if the UP/DOWN is logic-1, and from 7 to 0 otherwise. Use T flip flops.
- 3. Design a circuit that will repeatedly go through the following binary sequence: 0, 1, 2, 4, 6. Use D-type flip flops.
- 4. Show how to implement a JK flip flop using a 2 x 1 multiplexer, inverters, and a D flip flop. (Hint: Use the flip flop's Q as the multiplexer's select bit)
- 5. A circuit has two JK flip flops, one input x and one output z. Determine the output sequence for an input sequence of 01011011101111010 if the combinational part of the circuit is governed by the following logic equations:
- J_A=Bx K_A=B'x J_B=A'x K_B=A+x z=Ax'+Bx 6. Find the state diagram for a circuit capable of detecting the following sequences: 010 or 1001. The circuit's output should become logic-1 when either 010 or 1001 are received in its 1-bit serial input.
 - Perform a state reduction step to eliminate any states that are not needed. Draw the diagram for (a) a Moore FSM, and (b)a Mealy FSM. Overlapping sequences are allowed.

JK Flip-Flop						
J	K	Q(t+1))			
0	0	Q(t)	No change			
0	1	0	Reset			
1	0	1	Set			
1	1	Q'(t)	Complement			

D Flip-Flop			7 Flip-Flop			
D	Q(t +	1)	Т	Q(t+1)		
0	0	Reset	0	Q(t)	No change	
1	1	Set	1	Q'(t)	Complement	

12.5 Q(t) Q(t+1) JK So= 000 OX 0 So 0 IX S1=001 XI S2=010 XO 0 Sz=011 Si 54=100 o stput Z pres. I input [next TB JC KC ABC ABC NIN S2 Ø D X 001 0 000 0 0 X 0 000 0 000 X 010 0 0 001 0 X 000 \$3 00 00 0 × 0 0 010 0 > 010 0 × 011 0 010 0 XI 100 0 0 × 01 0 00 OX 011 010 S4 OX 0 O -100 000 100




let Xin he VP/DOWN

a)cont. TB Xin A JBC XinAL BC 00 01 11 10 10 00 0 D 00 0 0 6 0 00 0 0 0 01 0 11 D 0 0 10 TB = Xin C+XinC 10 TA = Xin BC + Xin BC

3 present next ABC ABC DB = AB'C' + A'B'DB = C + AB'001 000 DB + 800 01 11 10 001 010 × 010 100 DC=A'B'C' 100 110 De -> only a single 1 no reduction possible 000 10 011,101 g 111 >X Q JK Q(HI) when Q(t) = 0 4 00 00 0 01 0 10 0 where a(+)=1 CLK-D=K 0 next 1 output 00 input Pres E AB • X AB JAKA JBKB 00 0 00 1/0 1/0 0000 0 00 0 10 00 0 0 0 0000 -1 0 0 10 0 :0 101110111010 & input seq. 0 00 00001000100010001 + output seq. 0 D 0 10 0 001 0 0 001


A 00 01 11 10 DA



 $D_{k} = ABC' + A'BC'$ $D_{A} = AB + A'B$

Tc=1


Nota: la tabla tiene un error; las posiciones sexta y septima deberian estar intercambiadas




output next X=1 X=0 S4 SI 0 So 0 52 SI SI 52 0 SE 54 56 53 S2 - 1 S4 S5 0 S4 S2 0 56 55 0 S7 SI 56 57 54 53 the are no equivalent states

note: output is only indicated for states where it is 1. States without an output have it equal to d 0 50 0/0 00 S4 1/0-0/0 . 10 . 1/0 S5 52 0/0 10 0/0 0/51, 0/0 53 56 * 0/ S7 54

output wext X=0 X=1. X=1 X=0 0 5254 51 50 0 0 52 SI SI 52 54 01-53 Sz ()0 52 53 56 5355 Sy S4 SI SE 56 572 51. 56 54 57 g Sz are equivalent S5 & S3 are équivalent Sy & Sz are equivalent 1 met 1 output





St is equivalent to S2 S5 is 53 11 · · · · re-label S6 as S5 2. 1.

 $\chi = 1$ X=0 X = 1X=O 54 So 0 0 SI 52 0 0 SI S, S4 Sz 53 0 52 0 S3 55 ()0 84 S4 S3 S5 C 52 SI

new state diagram

4

50) 10 0/0 S4X

3

The second

