



# CHAPTER 5 SEQUENTIAL LOGIC


INEL 4205 Logic Circuits
Spring 2012































Table 5-1
Flip-Flop Characteristic Tables

JΚ	Flip-	Flop	lools still to the
J	K	Q(t+1)	em, the state of
0	0	Q(t)	No change
0	1	0	Reset
1	0	10 900 90	Set
1	1	Q'(t)	Complement





$$A(t+1) = Ax + Bx$$
  
$$B(t+1) = A'x$$

$$y = (A + B)x'$$

$$A(t+1) = Ax + Bx$$
  
$$B(t+1) = A'x$$

## State equations or transition equations

$$y = (A + B)x'$$

Output boolean equation

**Table 5-2**State Table for the Circuit of Fig. 5-15

Present State		Input	Next State		Output
Α	В	x	Α	В	У
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	0	0
1	1	0	0	0	1
1	1	1	1	0	0

Table 5-3
Second Form of the State Table

Present State		Next State		Output		
	x = 0 $x = 1$		x = 1	x = <b>0</b> $x =$		
AB		AB	AB	у	у	
00		00	01	0	0	
01		00	11	1	0	
10		00	10	1	0	
11		00	10	1	0	





Fig. 5-16 State Diagram of the Circuit of Fig. 5-15


/0 represents the output during the present state with the given input

Mealy Finite State Machine (FSM) – output is a function of present state and input

#### Example:



- I. Find the state table
- 2. Draw the state diagram




5-6 A sequential circuit with two D flip-flops, A and B; two inputs, x and y; and one output, z, is specified by the following next-state and output equations:

$$A(t+1) = x'y + xA$$

$$B(t+1) = x'B + xA$$

$$z = B$$

- - Draw the logic diagram of the circuit. (b) List the state table for the sequential circuit.
- (c) Draw the corresponding state diagram.



flip-flop input equations

$$J_A = B$$
  $K_A = Bx'$   
 $J_B = x'$   $K_B = A'x + Ax' = A \oplus x$ 

Table 5-4
State Table for Sequential Circuit with JK Flip-Flops

Present State		Input State			the follows	Flip- Inp	Flop uts	
Α	В	X	A	В	JA	K <sub>A</sub>	JB	K
0	0	0	0	1	0	0	1	0
0	0	1	0	0	0	0	0	1
0	1	0	1	1	1	1	1	0
0	1	1	1	0	1	0	0	1
1	0	0	1	1	0	0	1	1
1	0	1	1	0	0	0	0	0
1	1	0	0	0	1	1	1	1
1	1	1	1	1	1	0	0	0





Fig. 5-19 State Diagram of the Circuit of Fig. 5-18



5-10 A sequential circuit has two JK flip-flops A and B, two inputs x and y, and one output z. The flip-flop input equations and circuit output equation are


$$J_A = Bx + B'y'$$
  $K_A = B'xy'$   
 $J_B = A'x$   $K_B = A + xy'$   
 $z = Ax'y' + Bx'y'$ 

- (a) Draw the logic diagram of the circuit.
- (b) Tabulate the state table.
- (c) Derive the state equations for A and B.

#### Design Procedure


- From the word description and specifications of the desired operation, derive a state diagram for the circuit.
- 2. Reduce the number of states if necessary.
- 3. Assign binary values to the states.
- Obtain the binary-coded state table.
- 5. Choose the type of flip-flops to be used.
- Derive the simplified flip-flop input equations and output equations.
- 7. Draw the logic diagram.

#### State reduction



	Next State		Output	
Present State	x = 0	x = 1	x = 0	x = 1
a	a	b	0	0
b	C	d	0	0
C	a	d	0	0
d	e	f	0	1
e	a	f	0	1
f	g	f	0	1
g	a	f	0	1

States are application-dependant. The names given here (a,b,c,d,...) are arbitrary. It is assumed that only the output response to a given sequence of inputs is important.



	Next	State	Output		
Present State	x = 0	x = 1	x = 0	x = 1	
a	a	b	0	0	
b	C	d	0	0	
C	a	d	0	0	
d	e	f	0	1	
e	a	f	0	1	
f	g	f	0	1	
g	a	f	0	1	

An algorithm for the state reduction of a completely specified state table is given here without proof: "Two states are said to be equivalent if, for each member of the set of inputs, they give exactly the same output and send the circuit either to the same state or to an equivalent state." When two states are equivalent, one of them can be removed without altering the input-output relationships.

Table 5-6 State Table

	Next	State	Output		
Present State	x = 0	x = 1	x = 0	x = 1	
a	a	b	0	0	
b	C	d	0	0	
C	a	d	0	0	
d	e	f	0	1	
e	a	f	0	1	
f	g	f	0	1	
g	a	f	0	1	

**Table 5-7** *Reducing the State Table* 

	Next	State	Output		
Present State	x = 0	x = 1	x = 0	x = 1	
a	а	b	0	0	
b	c	d	0	0	
С	· a	d	0	0	
d	e	f	0	1	
e	a	f	0	1	
f	e	f	0	1	

	Next	State	Output		
Present State	x = 0	x = 1	x = 0	x = 1	
a	а	ь	0	0	
b	С	d	0	0	
c	a	d	0	0	
d	e	d	0	1	
e	a	d	0	1	




Fig. 5-23 Reduced State Diagram

#### **State Assignment**

**Table 5-9** *Three Possible Binary State Assignments* 

State	Assignment 1 Binary	Assignment 2 Gray code	Assignment 3 One-hot
a	000	000	00001
b	001	001	00010
C	010	011	00100
d	011	010	01000
e	100	110	10000

Table 5-10
Reduced State Table with Binary Assignment 1

	Next	State	Out	Output		
Present State	x = 0	x = 1	x = 0	x = 1		
000	000	001	0	0		
001	010	011	0	0		
010	000	011	0	0		
011	100	011	0	1		
100	000	011	0	1		

Sequence detector: circuit that detects 3 consecutive I's in a string of bits coming through the input line






Fig. 5-24 State Diagram for Sequence Detector






### Using JK or T flip-flops

**Table 5-12** *Flip-Flop Excitation Tables* 

Q(t)	Q(t + 1)	J	Κ	_	Q(t)	Q(t+1)	Т
0	0	0	X		0	0	0
0	1	1	X		0	1	1
1	0	X	1		1	0	1
1	1	X	0		1	1	0
	(a) <i>JK</i>					(b) <i>T</i>	

**Table 5-13**State Table and JK Flip-Flop Inputs

Present State		Input	Next State			Flip-Flop Inputs			
Α	В	X		Α	В	JA	K <sub>A</sub>	J <sub>B</sub>	K <sub>B</sub>
0	0	0		0	0	0	X	0	X
0	0	1		0	1	0	X	1	X
0	1	0		1	0	1	X	X	1
0	1	1		0	1	0	X	X	0
1	0	0		1	0	X	0	0	X
1	0	1		1	1	X	0	1	X
1	1	0		1	1	X	0	X	0
1	1	1		0	0	X	1	X	1







Fig. 5-28 Logic Diagram for Sequential Circuit with JK Flip-Flops

# STATE ASSIGNMENT GUIDELINES

- assign neighboring codes if states have the same
  - next state (GI)
  - previous state (G2)
  - outputs (G3)
- prioritize state combinations for which GI, G2, G3 apply more than once

### Sequence detector for 010 or 1001



s<sub>3</sub> & s<sub>5</sub> are equivalent

present	next x=0		output x=0	
S <sub>0</sub>	SI	S4	0	0
Sı	SI	<b>S</b> 2	0	0
S <sub>2</sub>	<b>S</b> 3	S4	13.	0
S <sub>3</sub>	S <sub>6</sub>	<b>S</b> 2	0	0
S4	<b>S</b> 5	S4	0	0
S <sub>5</sub>	S <sub>6</sub>	S <sub>2</sub>	0	O
S <sub>6</sub>	S۱	<b>S</b> 2	0	I

#### Sequence detector for 010 or 1001 (cont)

present	next x=0		output x=0	
S <sub>0</sub>	Sı	S4	0	0
SI	SI	<b>S</b> 2	0	0
S <sub>2</sub>	<b>S</b> 3	S4	I	0
<b>S</b> 3	<b>S</b> 6	<b>S</b> 2	0	0
S4	<b>S</b> 3	S4	0	0
S <sub>6</sub>	SI	<b>S</b> 2	0	

	00	Ol		10
0	s0	sl	s6	X
	s4	s2	X	s3

one possibility

#### Sequence detector for 010 or 1001 (cont)

present		Next		output	
		×=0	×=1	×=0	x=
sO	00	001	100	0	0
sl	001	001	101	0	0
s2	101	110	100		0
s3	110	011	101	0	0
s4	100	110	100	0	0
s6	011	001	101	0	

- **5-19** A sequential circuit has three flip-flops A, B, C; one input x; and one output y. The state diagram is shown in Fig. P5-19. The circuit is to be designed by treating the unused states as don't-care conditions. Analyze the circuit obtained from the design to determine the effect of the unused states.
  - (a) Use D flip-flops in the design.

(b) Use JK flip-flops in the design.





FIGURE P5-19








Fig. 5-29 State Diagram of 3-Bit Binary Counter





## **EXERCISE**

- draw the state diagram for a circuit that detects the sequence "0101" (left-to-right) using
  - a moore finite state machine (FSM)
  - a mealy fsm

## **EXERCISE**

- for a clocked synchronous state machine with two inputs, X and Y, and one output, Z, The output should be I if the number of I inputs on X and Y since reset is a multiple of 4, and 0 otherwise. draw the state diagram for a
  - moorE machine
  - Mealy machine

## **EXERCISE**

- design a circuit to detect the sequence  $d_0d_1d_2d_3D_4=01101$ , where  $D_0$  is the first bit to arrive at input "x". The output "y" should be a logic-1 for a full clock cycle following detection of the sequence.
  - Draw a state diagram
  - assign binary states
  - Write a state table
  - find the combinational circuit's logic expressions if d, JK and

