Programmable Logic and Memories

INEL 4205 - Logic Circuits - Spring 2008



Fig. 7-1 Conventional and Array Logic Diagrams for OR Gate



Fig. 7-2 Block Diagram of a Memory Unit

Memory address

Binary	decimal	Memory contest
0000000000	0	1011010101011101
000000001	1	1010101110001001
000000010	2	0000110101000110
	• • •	• • •
1111111101	1021	1001110100010100
1111111110	1022	0000110100011110
1111111111	1023	1101111000100101

Fig. 7-3 Content of a 1024×16 Memory

Steps to Write into RAM

- Apply address to address lines
- Apply data to data input lines
- Activate *write* input & enable chip

For reads: do I and 3 using *read* input



© 2002 Prentice Hall, Inc. M. Morris Mano **DIGITAL DESIGN,** 3e.

Fig. 7-4 Memory Cycle Timing Waveforms



Fig. 7-5 Memory Cell



Fig. 7-6 Diagram of a 4×4 RAM

Row/Column decoding

- IK-word memory requires 10 address bits and a 10×1024 decoder
- The decoding can also be done with two 5×32 decoder, one for the *row* and one for the column. The cell connected to the row-column intersection is selected.



Fig. 7-7 Two-Dimensional Decoding Structure for a 1K-Word Memory



Fig. 7-8 Address Multiplexing for a 64K DRAM



Fig. 7-9 ROM Block Diagram



Fig. 7-10 Internal Logic of a 32×8 ROM

Used as programable logic, a PROM stores the truth table for N functions of M inputs. N = number of bits in each cell.

M = number of address bits; there are 2^{M} memory locations in the PROM.

"x" indicates a connection, and a "I" in the truth table



Fig. 7-11 Programming the ROM According to Table 7-3

Address 00000: cell contents is 10110110

Design a combinatorial circuit using a ROM. The circuit accepts a 3-bit input number and outputs a binary number equal to the square of the input.

Table 7-4

 Truth Table for Circuit of Example 7-1

	Input	ts	Outputs						
A2	A ₁	A ₀	B ₅	B ₄	B ₃	B ₂	<i>B</i> ₁	Bo	Decimal
0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	1	1
0	1	0	0	0	0	1	0	0	4
0	1	1	0	0	1	0	0	1	9
1	0	0	0	1	0	0	0	0	16
1	0	1	0	1	1	0	0	1	25
1	1	0	1	0	0	1	0	0	36
1	1	1	1	1	0	0	0	1	49



Fig. 7-12 ROM Implementation of Example 7-1



Fig. 7-13 Basic Configuration of Three PLDs



Fig. 7-14 PLA with 3 Inputs, 4 Product Terms, and 2 Outputs

PLA has limited # of ANDs: designer an use F or F' to minimize the # of distinct product terms, the complement F' if necessary.

Example: Implement the following boolean functions in a PLA:

$$F_1(A,B,C) = \sum(0,1,2,4) F_2(A,B,C) = \sum(0,5,6,7)$$





	PLA programming table						
			Outputs				
	Product	Inputs	(C)	(T)			
	term	A B C	F_1	F_2			
AB	1	1 1 –	1	1			
AC	2	1 – 1	1	1			
BC	3	- 1 1	1	_			
A'B'C'	4	0 0 0	_	1			

Fig. 7-15 Solution to Example 7-2

7-21 Derive the PLA programming table for the combinational circuit that squares a 3-bit number. Minimize the number of product terms. (See Fig. 7-12 for the equivalent ROM implementation.)



Fig. 7-12 ROM Implementation of Example 7-1



3. (25 pts) Determine the PLA programming table needed to implement the following two boolean functions. Minimize the number of product terms. Show all your work, including the Karnaugh maps used in the minimization.

> $F_1 (A,B,C,D) = \sum (1, 3, 4, 5, 7, 13, 15)$ $F_2 (A,B,C,D) = \sum (0, 2, 3, 6, 7, 8, 10, 11, 12, 14)$

Write your result in the following table.

			Out	puts
ct	Inputs A B C	D	() F.	() Fa
,			F 1	12
we need to be u	cod			



Fig. 7-16 PAL with Four Inputs, Four Outputs, and Three-Wide AND-OR Structure PAL: Only inputs to AND gates can be programmed but one term (F_1) can be re-used in other functions



$$w(A, B, C, D) = \sum (2, 12, 13)$$

$$x(A, B, C, D) = \sum (7, 8, 9, 10, 11, 12, 13, 14, 15)$$

$$y(A, B, C, D) = \sum (0, 2, 3, 4, 5, 6, 7, 8, 10, 11, 15)$$

$$z(A, B, C, D) = \sum (1, 2, 8, 12, 13)$$

Manipulate expressions so that a <u>common term</u> is identified. Assign common term to F_1 .

$$w = ABC' + A'B'CD'$$

$$x = A + BCD$$

$$y = A'B + CD + B'D'$$

$$z = ABC' + A'B'CD' + AC'D' + A'B'C'D$$

$$= w + AC'D' + A'B'C'D$$

Table 7-6PAL Programming Table

		AND Inputs				
Product Term	A	В	С	D	W	Outputs
1	1	1	0	_	_	w = ABC'
2	0	0	1	0	_	+ A'B'CD'
3	_	_		_		
4	1	_	_	_	_	x = A
5	_	1	1	1		+ BCD
6	_	_	_	_	_	
7	0	1		_	_	y = A'B
8	_	_	1	1		+ CD
9	_	0	_	0	-	+ B'D'
10	_	<u> </u>	_	_	1	z = w
11	1	_	0	0		+ AC'D'
12	0	0	0	1	—	+ A'B'C'D



Fig. 7-17 Fuse Map for PAL as Specified in Table 7-6

• PAL practice: problem 7-24



Fig. 7-18 Sequential Programmable Logic Device



Fig. 7-19 Basic Macrocell Logic



Fig. 7-20 General CPLD Configuration

Xilinx FPGAs are based on Configurable Logic Blocks (CLBs) More generally called logic cells





Figure 1: Simplified Block Diagram of XC4000 Series CLB (RAM and Carry Logic functions not shown)

Hamming code: Error Detection and Correction

Bit position:123456789101112
$$P_1$$
 P_2 1 P_4 100 P_8 0100 P_1 P_2 1 P_4 100 P_8 0100 P_1 P_2 1 P_4 100 P_8 0100 P_2 $=$ XOR of bits (3, 5, 7, 9, 11) $=$ 1 \oplus 0 \oplus 0 \oplus 0 \oplus 1 \oplus 0 $=$ 0 P_4 $=$ XOR of bits (5, 6, 7, 12) $=$ 1 \oplus 0 \oplus 0 \oplus 0 $=$ 1 P_8 $=$ XOR of bits (9, 10, 11, 12) $=$ 0 \oplus 1 \oplus 0 \oplus 0 $=$ 1 P_8 $=$ XOR of bits (9, 10, 11, 12) $=$ 0 \oplus 1 \oplus 0 \oplus 0 $=$ 1 P_8 $=$ XOR of bits (9, 10, 11, 12) $=$ 0 \oplus 1 \oplus 0 \oplus 0 $=$ 1 P_8 $=$ XOR of bits (9, 10, 11, 12) $=$ 0 \oplus 1 \oplus 0 \oplus 0 $=$ 1 P_8 $=$ XOR of bits (1, 3, 5, 7, 9, 11)

 $C_2 = XOR \text{ of bits } (2, 3, 6, 7, 10, 11)$ $C_4 = XOR \text{ of bits } (4, 5, 6, 7, 12)$ $C_8 = XOR \text{ of bits } (8, 9, 10, 11, 12)$

	C_8	C_4	C_2	C_1
For no error:	0	0	0	0
With error in bit 1:	0	0	0	1
With error in bit 5:	0	1	0	1

Table 7-2Range of Data Bits for k Check Bits

•

Number of Check Bits <i>, k</i>	Range of Data Bits <i>, n</i>			
3	2-4			
4	5-11			
5	12-26			
6	27-57			
7	58-120			

 $2^k - 1 - k \ge n$

Single-error correction, double-error

- To detect a double-error, add an aditional parity bit P = XOR (all other bits)
- 12-bit example: P₁₃=XOR(1...12)

• If

- C=0 & P=0: no error
- $C \neq 0 \& P = I$: single error at bit indicated by C
- $C \neq 0 \& P=0$: double error detected
- C=0 & P=1: error in P₁₃

- **7-10** Given the 8-bit data word 01011011, generate the 13-bit composite word for the Hamming code that corrects single errors and detects double errors.
- **7-11** Obtain the 15-bit Hamming code word for the 11-bit data word 11001001010.
- **7-12** A 12-bit Hamming code word containing 8 bits of data and 4 parity bits is read from memory. What was the original 8-bit data word that was written into memory if the 12-bit word read out is as follows:
 - (a) 000011101010

(b) 101110000110

(c) 101111110100



Fig. P7-17