Metal-Oxide-Semiconductor FETs

Lecture Notes for INEL 6055

Manuel Toledo Quiñones Assistant Professor ECE Department University of Puerto Rico Mayaguez, Puerto Rico

14th April 2005

1 MOS Capacitor

1.1 Isolated Metal, SiO_2 , Si

See slides 13-16 (figs. 2-12 to 2-15). See slide 17 (fig. 2-16).

Work function: difference between Fermi and vacuum levels

 $\underline{q\phi_S}, \underline{q\phi_m}$: semiconductor and metal work functions, respectively.

Electron affinity $q\chi$: difference between the conduction band edge and the vacuum level.

Fermi potential $q\phi_F$: difference between the mid-gap and the Fermi level. It is zero for an intrinsic semiconductor. Proportional to doping type and level:

For P-type:
$$\phi_F = +\frac{kT}{q} ln \frac{N_A}{n_i}$$

For N-type: $\phi_F = -\frac{kT}{q} ln \frac{N_D}{n_i}$

1.2 MOS System

- charges accumulate in the $Si SiO_2$ interface and in the metal.
- oxide charge electrons and holes trapped in oxide defects near the silicon interface. The number of charge centers per unit area is labeled by N_{OC} . qN_{OC} represents the charge per unit area.

- Due to the difference in work function between the gate material (metal or poly-silicon) and silicon, there is accumulation of charge in the oxide interfaces - see figure 2.16(c).
- Work-function of the semiconductor:

$$q\phi_S = q\chi + \frac{E_g}{2} + q\phi_F$$

• The work-function difference is:

$$q\phi_{ms} = q(\phi_m - \phi_S) = q\left(\phi_m - \left(q\chi + \frac{E_g}{2} + q\phi_F\right)\right)$$

For poly-silicon gates, instead of the metal work-function ϕ_m , use $q\chi_S$ (N^+ -type doping) or $q\chi_S + E_g$ ((P^+ -type doping) in the above equation.

• The flat-band voltage V_{FB} is the voltage that needs to be applied between gate and substrate to make the bands flat. See figure 2.16(d). This voltage must compensate the effect of the build-in field and of the oxide charge.

$$V_{FB} = \phi_{ms} - \frac{qN_{ox}}{C_{ox}}$$

where C_{ox} is the gate oxide capacitance

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$$

1 MOS CAPACITOR

2

• The effective gate bias is the difference V_G – V_{FB} , where V_G is the gate voltage.

1.2.1 MOS Biasing

P-type Si

 Accumulation mode: A negative voltage is applied to the metal gate.

See fig 2-17 (slide 18).

- majority carriers (holes) will be attracted to the $Si - SiO_2$ interface
- bands will bent near the surface.

–
$$p_p = n_i e^{\frac{E_i - E_F}{kT}}$$

In this mode the capacitance is determines by the oxide layer and

$$C = C_{ox} = \epsilon_{ox}/d$$

- Depletion mode: A small positive voltage is applied to the metal gate.
 - bands bent downward near the surface.
 - majority carriers are driven away from interface.
 - a depletion region is formed.

$$Q_d = -qN_A w$$

In the depletion mode, when a voltage *V* in excess of V_{FB} is applied across the MOS structure it appears partly across the oxide and partly across the semiconductor

$$V = V_o + \varphi_S$$

$$V_o = \mathcal{E}d$$

$$= \frac{|Q_S|d}{\epsilon_{ox}}$$

$$= \frac{|Q_S|}{C_{ox}}$$

C can be found by considering two capacitors in series

$$C = \frac{C_{ox}C_j}{C_{ox} + C_j}F/cm^2$$

where $C_i = \epsilon_s/w$.

From the above equations, and using equation 2.36 for the depletion layer capacitance

$$\frac{C}{C_{ox}} = \frac{1}{1 + \sqrt{\frac{2\epsilon_{ox}^2 V}{qN_A \epsilon_s d^2}}}$$

which predicts that the capacitance will decrease with applied voltage.

- Weak inversion mode: A larger positive voltage is applied to the metal. See fig. 2-18 (slide 19)
 - bands bent downward near the sur-
 - intrinsic level reach the Fermi level.
 - depletion region still exists.
 - minority carriers accumulate under metal
 - the electron concentration under the metal is

$$n_p = n_i e^{\frac{E_F - E_i}{kT}}$$

electron concentration is small

If a low-frequency gate signal is superimposed to the gate voltage, the capacitance of the MOS structure will increase with respect to the one observed under the depletion mode. This is because at low frequencies the thermally generated minority carriers will be able to "follow" the voltage variations and will effectively elliminate the capacitance of the depletion region. This effect can be observed in the LF section of the curve shown in the textbook's figure 2-18(c).

For higher frequency gate signals, the thermal generation of electron-hole pairs is too slow to "follow" and the capacitance increase is not observed.

1 MOS CAPACITOR 3




Figure 1: Definitions used in detailed analysis.

- Strong inversion mode: A still larger positive voltage is applied to the metal.
 See fig. 2-19 (slide 20)
 - band bent further; conduction band edge comes close to the Fermi level.
 - for strong inversion

$$n_p \approx N_A$$

– In the strong inversion mode, small increases in band bending yield large increases in the electron charge in the inversion layer; the surface depletion region reaches a maximum width w_m and

$$Q_i + Q_d = Q_i + qN_A w_m$$

where Q_i and Q_d represent the charge in the inversion layer and in the depletion region, respectively. The sign of this charge as been omited.

1.3 Threshold Voltage

Refer to figure 1.

- $\varphi = 0$ in the semiconductor bulk, by definition.
- φ_S is called the surface potential.

• Electron and hole concentration as a function of φ

$$n_p = n_i e^{\frac{q(\varphi - \phi_F)}{kT}}$$

$$p_p = n_i e^{\frac{q(\phi_F - \varphi)}{kT}}$$

where φ is positive when the bands bent downward.

• At the surface,

$$n_S = n_i e^{\frac{q(\varphi_S - \varphi_F)}{kT}}$$
$$p_S = n_i e^{\frac{q(\varphi_F - \varphi_S)}{kT}}$$

- $\varphi_S < 0$: bands bent upward; accumulation of holes
- $\varphi_S = 0$: flat-band condition
- $\phi_F > \varphi_S > 0$: bands bent downward; depletion of holes
- $\phi_F = \varphi_S$: midgap with $n_s = n_p = n_i$ (intrinsic concentration)
- $\varphi_S > \phi_F$:inversion
- $\varphi(x)$ can be obtained from Poisson's equation

$$\frac{d^2\varphi}{dx^2} = -\frac{\rho_s(x)}{\epsilon_s}$$

• If the semiconductor is depleted to width w, the charge density in the depletion region is

$$\rho_s = -qN_A$$

• Setting $d\varphi/dx = 0$ and $\varphi = 0$ in the bulk, integration of Poisson's equation yields

$$\varphi(x) = \varphi_S \left(1 - \frac{x}{w} \right)^2$$

where the surface potential is

$$\varphi_S = \frac{qN_A w^2}{2\epsilon_S}$$

• For strong inversion, we can use the condition $n_S = N_A$. From

$$p_p = n_i e^{\frac{q(\phi_F - \varphi)}{kT}}$$

evaluated at the bulk where $\varphi=0$ and $p\approx N_A$,

$$N_A = n_i e^{\frac{q\phi_F}{kT}} = n_S = n_i e^{\frac{q(\varphi_S - \phi_F)}{kT}}$$

we get $\phi_F = \varphi_S - \phi_F$. Thus

$$\varphi_{S,inv} = 2\phi_F$$

which is eq. 2.68 in your textbook.

For strong inversion w reaches a maximum w_m .

$$\varphi_{S,inv} \approx \frac{2kT}{q} ln \left(\frac{N_A}{n_i}\right)$$
$$= \frac{qN_A w_m^2}{2\epsilon_S}$$

and

$$w_m = \sqrt{\frac{2\epsilon_S \varphi_{S,inv}}{qN_A}} = \sqrt{\frac{2\epsilon_S (2\phi_F)}{qN_A}}$$

The charge in the depletion region is

$$Q_d = qN_Aw_m$$

• When strong inversion occurs, $\varphi_S = \varphi_{S,inv}$ and $Q_S = qN_Aw_m$. The voltage at which this happens is called the *threshold voltage* V_T .

Observe that the effective gate voltage is $V_G - V_{FB}$ and that the voltage across the gate oxide is

$$V_{ox} = (V_G - V_{FB}) - \varphi_S$$

At the onset of strong inversion, by definition $V_G = V_T$, the surface potential φ_S equals $\varphi_{S,inv} = 2\phi_F$. If, for simplicity, we

assume that under these conditions there is no inversion layer charge, then

$$V_{ox}C_{ox} = ((V_T - V_{FB}) - \varphi_S) C_{ox} = Q_d$$

Rearranging,

$$V_T = V_{FB} + \varphi_S + \frac{Q_d}{C_{ox}}$$

$$= V_{FB} + \varphi_S + \frac{qN_Aw_m}{C_{ox}}$$

$$= V_{FB} + \varphi_S + \frac{\sqrt{qN_A2\epsilon_S(2\phi_F)}}{C_{ox}}$$

2 MOSFET Principles

2.1 Summary of Formulas from Chapter 2

- Oxide capacitance: $C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$
- Work function of semiconductor: $q\phi_s = q\chi_s + \frac{E_g}{2} + q\phi_F$
- Fermi potential (definition): $q\phi_F = E_i E_F$
- Fermi potential (p-type): $\phi_F = +\frac{kT}{q} ln\left(\frac{N_A}{n_i}\right)$
- Fermi potential (n-type): $\phi_F = -\frac{kT}{q} ln \left(\frac{N_D}{n_i} \right)$
- Work-function difference:

$$q\phi_{ms} = q\phi_m - q\left(\chi_s + \frac{E_g}{2q} + \phi_F\right)$$

- Flat-band voltage: $V_{FB} = \phi_{ms} \frac{qN_{oc}}{C_{ox}}$ where qN_{oc} is the density of charge.
- For strong inversion: $\varphi_S = 2\phi_F$
- Inversion-layer charge: $Q_I = (V_{GS} V_T)C_{ox}$
- Voltage drop across gate oxide:

$$V_{ox} = (V_{GS} - V_{FB}) - \varphi_s = \frac{Q_d + Q_I}{C_{ox}}$$

5

- Depletion-layer width: $w_d = \sqrt{\frac{2\epsilon_s \varphi_s}{aN_A}}$
- $C_{ox}\gamma\sqrt{\varphi_s}$
- Threshold voltage:

$$V_T = V_{FB} + 2 \mid \phi_F \mid +\gamma \sqrt{2 \mid \phi_F \mid}$$
$$= V_{FB} + 2 \mid \phi_F \mid + \frac{Q_d}{C_{or}}$$

• Body factor:

$$\gamma = \frac{\sqrt{2\epsilon_s q N_D}}{C_{ox}}$$

where N_D is the dopant concentration.

2.2 **MOSFET Structure**

See chapter 5 slide 2.

2.3 Threshold Voltage and Strong Inversion

- Gate voltage determines the potential at the silicon surface φ_S .
- Due to the work-function difference between the metal and semiconductor, a voltage V_{FB} must be applied between gate and channel to flatten the bands. V_{FB} is called the flat-band voltage.
- See slide 3 and overview MOSFET operation.
- See slide 4.
 - This is the flat band condition.
 - Observe that the Fermi level is constant in the *y* direction.
 - This creates an energy barrier that prevents electrons from flowing between source and drain.
 - As long as there is an energy barrier between the source and the drain there is no flow of electron.

- MOSFET is in *cutoff*.
- Depletion-region charge density: $Q_d = qN_Aw_d \stackrel{\bullet}{=}$ To turn the MOSFET ON, a positive voltage that reduces the potential barrier between source and drain should be applied to the gate.
 - The energy barrier at the surface is reduced, as seen in slide 5.
 - Bands bent at the silicon surface, moving the conduction band toward the Fermi level.
 - Once the Fermi level is closer to the conduction band than to the valence band, the occupancy of the conduction band states becomes more likely that the occupancy of the valence band states.
 - The electron concentration becomes larger than the hole concentration.
 - The inversion layer as been created.
 - When $\varphi_S = 2\phi_F^{-1}$, strong inversion is reached.
 - Further increases in the gate voltage cause a quick increase in the electron concentration in the inversion layer. The additional gate voltage appears across the oxide and φ_S remains constant.
 - See slide 6.
 - The gate voltage required for $\varphi_S = 2\phi_F$ is the threshold voltage, V_T .
 - When a positive effective voltage V_{GS} V_{FB} is applied to the gate, holes are rejected from the region under the gate. The charge due to the uncompensated acceptor atom ions left behind is called the depletion region charge. The associated charge density, Q_d , can be expressed in C/m^2 .
 - The following approximation is used:

 $^{^{1}\}phi_{F}$ is the Fermi level and the middle of the energy gap in the bulk

- the inversion-layer charge is neglected if the gate voltage is below V_T ; under this conditions, the only uncompensated charge in the silicon substrate is Q_d .
- the surface potential is pinned at

$$\varphi_S \approx 2\phi_F$$

for $V_{GS} > V_T$. Increases beyond V_T produce the inversion layer charge Q_I ,

$$Q_I = (V_{GS} - V_T) C_{ox}$$

- Situation is similar to two caps in series.
 One fraction of the effective applied voltage appears across the oxide capacitor, the other across the depletion region.
- The voltage drop across the oxide is given as the difference between the effective gate potential on one side of the oxide and the surface potential. Thus

$$V_{GS} - V_{FB} - \varphi_S = \frac{Q_d + Q_I}{C_{ox}}$$

• At the onset of strong inversion, the surface potential is $\varphi_S=2\phi_F$, $V_{GS}=V_T$, and $Q_I=0$; thus

$$V_T - V_{FB} - 2\phi_F \mid = \frac{Q_d}{C_{or}}$$

and

$$V_T = V_{FB} + 2\phi_F + \frac{Q_d}{C_{or}}$$

• In chapter 2, we found that

$$Q_d = qN_A w_m = \sqrt{2\epsilon_s qN_A(2\phi_F)}$$

• In terms of the *body factor*, $\gamma = \frac{\sqrt{2\epsilon_s q N_A}}{C_{ox}}$, the threshold voltage can be expressed as

$$V_T = V_{FB} + 2\phi_F + \gamma\sqrt{2\phi_F}$$

This expression is valid if the substrate and the source are at the same potential.

- In slide 5,
 - The situation for $V_{DS} = 0$ is shown.
 - There is no drain current and the quiescent point remains at the origin.
- If a positive voltage is applied to the drain, the conduction band at the drain is lowered with respect to the source and electrons flow from source to drain. This is shown in slide 7.
- The drain current magnitude is determined by the amount of voltage applied to the drain and by the density of charge in the inversion layer.
- Since

$$Q_I = (V_{GS} - V_T) C_{ox}$$

the drain current can be expressed

$$I_D = \beta (V_{GS} - V_T) V_{DS}$$

where β is a proportionality factor.

2.4 Body Effect

- If a voltage is applied from source to substrate, the energy barrier seen by source's electrons is increased.
- The barrier between source/drain and substrate is increased by qV_{SB} . See slide 8 and compare (a) with slide 5.
- As a consequence, the potential needs to be increased to $\varphi_S = 2\phi_F + V_{SB}$. In the other hand, the gate-to-bulk voltage is increased to $V_{GS} + V_{SB} V_{FB}$ and the effect of V_{SB} cancels.
- The bulk voltage affects Q_d through its dependence on the surface potential.
 - when $V_{SB}=0$ under strong inversion

$$Q_d/C_{ox} = \gamma \sqrt{\varphi_S} = \gamma \sqrt{2\phi_F}$$

- When V_{SB} is applied, $\varphi_S = 2\phi_F +$ V_{SB} and

$$Q_d/C_{ox} = \gamma \sqrt{2\phi_F + V_{SB}}$$

- The threshold voltage expression is also modified

$$V_T = V_{FB} + 2\phi_F + \gamma\sqrt{2\phi_F + V_{SB}}$$

- The change in threshold voltage is

$$\Delta V_T = V_T(V_{SB}) - V_T(0)$$
$$= \gamma(\sqrt{2\phi_F + V_{SB}} - \sqrt{2\phi_F})$$

2.5 Saturation

- Previous discussion assumes inversion region exists along the bulk at both source and drain sides.
- If a positive voltage is applied to the drain, electrons flow from source to drain.
- The positive drain voltage reduces the difference between the gate and drain voltages.
- There is a point at which $V_{GD} < V_T$ and Data: $t_{ox} = 10$ nm; $N_A = 5 \times 10^{16} cm^{-3}$; $N_{OC} =$ the inversion region disappears at the drain $5 \times 10^{10} cm^{-2}$. side.
- This is called *channel pinch-off*.
- See slide 9
- A depletion region is formed at the drain
 - This depletion region, however, has little effect on the drain current
 - The current is limited by the electron concentration at the pinch-off point.
 - The electron concentration is controlled This is only a summary. Check book for full ex-
 - The drain current is controlled by the gate voltage.

- The MOSFET works like a voltage-controlled current source.
- This operating regime is called *saturation* region.
- Very small devices are short-channel MOS-FETs.
 - In these devices the drain current saturates at smaller drain-to-source voltages.
 - The small size of the device makes the electric field in the channel very
 - Carrier mobility is reduced due to the large electric field.
 - This can happen before channel pinchoff.

Types of MOSFET: see slide 10.

Note: For p-channel MOSFETs use:

$$V_T = V_{FB} - 2 \mid \phi_F \mid -\gamma \sqrt{2 \mid \phi_F \mid + \mid V_{SB} \mid}$$

2.6 Example 5.1

Constants: $V_T = 0.026V$; $\epsilon_{ox} = 3.9 \times 8.85 \times$ $10^{-12}F/m$; $\epsilon_s = 11.8 \times 8.85 \times 10^{-12}F/m$; $n_i =$ $1.02 \times 10^{10} cm^{-3}$; $E_g = 1.12 eV$

Problem: Find V_T if bulk is biased at 0 and -5V, respectively.

3 MOSFET Fabrication

Ion implantation: see slides 11 and 12.

3.1 NMOS

planation.

4 MOSFET MODELING

8

• Cross section & top view of inverter are shown in slide 13

Thick oxide is used to isolate devices. Notice that metal connections with next device forms a MOSFET gate; thick oxide increases V_T thus preventing this parasitic MOSFET from operating. See formulas from chapter 2 to verify this.

Also, observe that n+ of EMOSFET drain and of DMOSFET source are merged into a single n+ region. Layer merging is employed whenever possible to reduce parasitic effects and circuit size.

- Fabrication steps are shown in Slide 14 (should be animated).
 - 1. Create isolation p+ and oxide regions around active area.
 - (a) Grow SiO_2 buffer.
 - (b) CVD of Si_3N_4 layer to protect active area.
 - (c) photo 1 to open windows for isolation
 - (d) etch Si_3N_4 over isolation regions
 - (e) ion implant p+
 - (f) thermal oxidation to create field oxide
 - 2. etch Si_3N_4 and buffer oxide.
 - 3. photoresist and photo 2 to define DMOS-FET channel region
 - 4. implant channel
 - 5. remove photoresist
 - 6. grow gate oxide
 - 7. Photo 3: to etch source-drain and gate contact hole
 - 8. CVD poly to form drain of EMOSFET and source/gate of DMOSFET
 - 9. Photo 4: to pattern poly and etch gate oxide
 - 10. CVD of phosphorous doped oxide

- 11. phosphorous diffusion into source/drain regions; poly prevents diffusion into gates (self-alignment).
- 12. Photo 5: contact hole etching for drain/source region
- 13. Al deposition and Photo 6 for metalization.

3.2 CMOS

- Basic idea: slide 15.
- Layout of inverter: slide 16.

Substrate of DMOSFET is an n-well deposited on p-type substrate.

Fabrication steps are shown in Slide 17 (should be animated).

4 MOSFET Modeling

4.1 LEVEL 2 Spice model

• Differential form of Ohm's Law:

$$j = q\mu_0 nE$$

- Take averages of quantities in the above equation.
 - channel cross section: $x_{ch}W$
 - Average electric field: V_{DS}/L_{eff}
- Ohm's law using average field:

$$I_D(A) = jx_{ch}W$$

$$= \mu_0 W qnx_{ch}V_{DS}/L_{eff}$$

$$= \frac{\mu_0 W}{L_{eff}} \bar{Q}_I V_{DS}$$

where $\bar{Q}_I = qnx_{ch}$ is the average value of the inversion-layer charge density.

• Using the model previously introduced $Q_I =$ 0 for $V_{GS} < V_T$ and $Q_I = (V_{GS} - V_T)C_{ox}$ for $V_{GS} \ge V_T$. Thus, in the triode region

$$I_D = \beta (V_{GS} - V_T) V_{DS}$$
$$\beta = \frac{\mu_0 W C_{ox}}{L_{eff}}$$

- The above expression neglects non-uniformities on Q_I created by V_{DS} . See slide 18.
- The reduction in Q_I by the drain end of the channel can be modeled through the increase in the threshold voltage caused by the body effect.

$$v_T(\varphi_S) = V_{FB} - V_{SB} + \varphi_S + \gamma \sqrt{\varphi_S}$$

At the source end of the channel,

$$\varphi_S = 2\phi_F + V_{SB} = \varphi_{src}$$

At the drain end,

$$\varphi_S = 2\phi_F + V_{SB} + V_{DS} = \varphi_{drn}$$

 $= \frac{\int_{\varphi_{src}}^{\varphi_{drn}} (V_{GS} - v_T) C_{ox} d\varphi_S}{V_{DS}}$

 $= \frac{C_{ox}}{V_{DS}} \left((V_{GS} - V_{FB} + V_{SB}) \varphi_S - \frac{1}{2} \varphi_S^2 \right)$

• The average Q_I can be found from

 LEVEL 2 model for the drain current in the triode region becomes

$$I_{D} = \beta \left\{ \left(V_{GS} - V_{FB} - 2\phi_{F} - \frac{V_{DS}}{2} \right) V_{DS} - \frac{2}{3} \gamma \left(\sqrt{(2\phi_{F} + V_{SB} + V_{DS})^{3}} - \sqrt{(2\phi_{F} + V_{SB})^{3}} \right) \right\}$$

where

$$\beta = \frac{\mu_0 W C_{ox}}{L_{eff}} = K P \frac{W}{L_{eff}}$$

- See equation plot in slide 19.
- The voltage at which I_D saturates can be found by setting $\frac{\partial I_D}{\partial V_{DS}}=0$ in the above equation and solving for V_{DS} . The result

$$\begin{array}{lcl} V_{DS_{sat}} & = & V_{GS} - V_{FB} - 2\phi_F \\ & & -\frac{\gamma^2}{2} \left(\sqrt{1 + \frac{4}{\gamma^2} (V_{GS} - V_{FB} + V_{SB})} - 1 \right) \end{array}$$

- This model is difficult to use because V_T is not a parameter.
- Calculating the 3/2 power is computationally intensive.

4.2 **LEVEL 3 Spice Model**

- Obtained by approximating the 3/2-power term in the LEVEL 2 model by the first $= \frac{\int_{\varphi_{src}}^{\varphi_{drn}} \left(V_{GS} - V_{FB} + V_{SB} - \varphi_S - \gamma \sqrt{\varphi_S}\right) \text{ three terms in its Taylor series.}}{V_{DS}}$ • The following equation is obtain
 - The following equation is obtained for the triode region ($0 \le V_{DS} < V_{DS_{sat}}$):

$$\begin{split} & -\frac{2}{3}\gamma\varphi_S^{\frac{3}{2}} \bigg) & I_D = \beta \left(V_{GS} - V_T - \frac{1+F_B}{2} V_{DS} \right) V_{DS} \\ = & \frac{C_{ox}}{V_{DS}} \{ \left(V_{GS} - V_{FB} - 2\phi_F - \frac{V_{DS}}{2} \right) V_{DS} \quad \text{where} \\ & -\frac{2}{3}\gamma \left(\sqrt{(2\phi_F + V_{SB} + V_{DS})^3} - \sqrt{(2\phi_F + V_{SB})^3} \right) \} \quad F_B = \frac{\gamma}{2\sqrt{2\phi_F + V_{SB}}} \end{split}$$

10

• For the saturation region $(V_{DS} \ge V_{DS_{sat}})$

$$I_D = \frac{\beta}{2(1 + F_B)} (V_{GS} - V_T)^2$$

• The drain-to-source voltage at the onset of saturation is

$$V_{DS_{sat}} = \frac{V_{GS} - V_T}{1 + F_B}$$

4.3 LEVEL 1 Spice model

- Obtained by neglecting F_B in LEVEL 2 model.
- Triode region

$$I_D = \beta (V_{GS} - V_T) V_{DS} - \frac{1}{2} V_{DS}^2$$

• Saturation region:

$$I_D = \frac{\beta}{2}(V_{GS} - V_T)^2$$

 The drain-to-source voltage at the onset of saturation is

$$V_{DS_{sat}} = V_{GS} - V_T$$

4.4 Second Order Effects Incorporated into LEVEL 3 Spice Model

4.4.1 Mobility Reduction with Gate Voltage

- Mobility is reduced by increased scattering.
- Scattering depends on channel thickness, and thus on gate voltage.
- See slide 21.
- The following semi-empirical equation is used in Spice:

$$\mu_s = \frac{\mu_0}{1 + \theta(V_{GS} - V_T)}$$

- The surface mobility μ_s is used instead of the low-field mobility μ_0 .
- The parameter θ is called the *mobility modulation constant*.

4.4.2 Drift Velocity Saturation

- High drain-to-source electric fields produce a reduction in the mobility of channel carriers.
- The *effective mobility* can be expressed in terms of V_{DS} and L_{eff} :

$$\mu_{eff} = \frac{\mu_s}{1 + \frac{\mu_s}{v_{max}} \frac{V_{DS}}{L_{eff}}}$$

- The strength of the effect is controlled by the *maximum drift velocity*, v_{max} . Setting $v_{max} = \infty$ eliminates the effect.
- Velocity saturation also affects $V_{DS_{sat}}$.

4.4.3 Finite Output Resistance

- Due to two effects: *channel-length modulation* and *drain-induced barrier-lowering* (DIBL).
- First is dominant for large devices. It is modeled by varying the channel length, setting it to $L_{eff} L_{pitch}$, where L_{pitch} depends on V_{DS} .
- See table 5.4.
- Channel-length modulation model is controlled by Spice's parameter κ .
- DIBL is more important in short-channel devices. It is modeled by modifying the expression for V_T,

$$V_T = V_{FB} + 2\phi_F + \gamma\sqrt{2\phi_F + V_{SB}} - \sigma_D V_{DS}$$

- The coefficient σ_D is calculated by Spice from an equation that involves L_{eff} , C_{ox} and Spice parameter η , known as the *static feedback coefficient*. See table 5.5.
- See slide 22.

11

4.4.4 Short-channel effects on V_T

- See slide 23.
- The charge in the trapezoidal section dominates in short-channel MOSFETs.
- Charge-sharing factor (F_s) : ratio between trapezoidal and rectangular areas.
- Threshold voltage is modified as in:

$$V_T = V_{FB} + 2\phi_F + F_s \gamma \sqrt{2\phi_F + V_{SB}} - \sigma_D V_{DS}$$

• Important in devices with channels shorter than $2\mu m$.

4.4.5 Narrow-channel effects on V_T

- See slide 24.
- Similar to short channel.
- The expression for the threshold voltage is modified to:

$$V_T = V_{FB} + 2\phi_F + F_s \gamma \sqrt{2\phi_F + V_{SB}} - \sigma_D V_{DS} + F_0 (2\phi_F + V_{SB})$$

• F_n is calculated from the channel width W and a parameter δ that modulates the strength of this effect.

4.4.6 Sub-threshold Current

- There is a small channel current for V_{GS} <
- The inversion layer charge is very small for $V_{GS} < V_T$, and even moderate V_{DS} causes concentration gradients.
- Current is due to diffusion and is modeled with the equation:

$$I_{D_{subth}} = I_{D0}e^{V_{DS}/n_skT}$$

- *I*_{D0} is selected to obtain a smooth transition from sub-threshold to above threshold drain current.
- See table 5.5 for a formula for n_s .

5 Parameter Measurement

5.1 V_{T0} and KP

- Small V_{DS} : linear part of I_D versus V_{DS} .
- Small $V_{GS} V_T$ so that $\mu_{eff} \approx \mu_0$.
- Conditions can also be expressed as

$$V_{DS}(1+F_B) \ll V_{GS} - V_T \ll 1/\theta$$

• Equation is:

$$I_D \approx \beta_0 (V_{GS} - V_T) V_{DS}$$

- Slope gives β_0 and x-intercept yields V_T .
- See slide 26.
- $\beta_0 \equiv \mu_0 C_{ox} \frac{W}{L_{coff}}$.
- From the measured β_0 you can find

$$KP = \frac{\beta_0 W}{L_{eff}}$$

$$+5F_{2}(2\phi_{F}+V_{SB})$$

- θ is the mobility modulation constant.
- I_D versus V_{GS} stops being linear due to the mobility reduction effect.
- Do the measurement at higher V_{GS} but still small V_{DS} :

$$V_{DS}(1+F_B) \ll V_{GS} - V_T$$

- Measure I_D versus V_{GS} See Slide 28.
- Use

$$I_D \approx \beta V_{DS}(V_{GS} - V_T)$$

to find β for different values of V_{GS} .

From

$$\beta = \frac{\beta_0}{1 + \theta(V_{GS} - V_T)}$$

- Plot $\frac{\beta_0}{\beta}$ 1 versus V_{GS} V_T and find θ from the slope.
- Requires previous estimation of V_T and β_0 .