

## Chapter 4 Topics

---

- The Design Process
- A 1-bus Microarchitecture for SRC
- Data Path Implementation
- Logic Design for the 1-bus SRC
- The Control Unit
- The 2- and 3-bus Processor Designs
- The Machine Reset Process
- Machine Exceptions

Revised February 2010, Tom Noack, UPRM

# Abstract and Concrete Register Transfer Descriptions

---


- The abstract RTN for SRC in Chapter 2 defines “what,” not “how”
- A concrete RTN uses a specific set of real registers and buses to accomplish the effect of an abstract RTN statement
- Several concrete RTNs could implement the same ISA

# A Note on the Design Process

---


- In this chapter presents several SRC designs
- We started in Chap. 2 with an informal description
- In this chapter we will propose several block diagram architectures to support the abstract RTN, then we will:
  - Write concrete RTN steps consistent with the architecture
  - Keep track of demands made by concrete RTN on the hardware
- Design data path hardware and identify needed control signals
- Design a control unit to generate control signals

Fig. 4.1 Block Diagram of 1-bus SRC



Copyright © 2004 Pearson Prentice Hall, Inc.

# Fig. 4.2 High-Level View of the 1-Bus SRC Design



C

S


D

A

2/e

# Constraints Imposed by the Microarchitecture

- One bus connecting most registers allows many different RTs, but only one at a time
- Memory address must be copied into MA by CPU
- Memory data written from or read into MD
- First ALU operand always in A, result goes to C
- Second ALU operand always comes from bus
- Information only goes into IR and MA from bus
  - A decoder (not shown) interprets contents of IR
  - MA supplies address to memory, not to CPU bus




# Abstract and Concrete RTN for SRC add Instruction


Abstract RTN:  $(IR \leftarrow M[PC]: PC \leftarrow PC + 4; \text{instruction\_execution});$   
 $\text{instruction\_execution} := (\dots$   
 $\text{add} (:= \text{op} = 12) \rightarrow R[\text{ra}] \leftarrow R[\text{rb}] + R[\text{rc}];$

Tbl 4.1 Concrete RTN for add:

Step	RTN
T0.	$MA \leftarrow PC: C \leftarrow PC + 4;$
T1.	$MD \leftarrow M[MA]: PC \leftarrow C;$
T2.	$IR \leftarrow MD;$
T3.	$A \leftarrow R[\text{rb}];$
T4.	$C \leftarrow A + R[\text{rc}];$
T5.	$R[\text{ra}] \leftarrow C;$



- Parts of 2 RTs ( $IR \leftarrow M[PC]: PC \leftarrow PC + 4;$ ) done in T0
- Single add RT takes 3 concrete RTs (T3, T4, T5)



## Concrete RTN Gives Information about Sub- units

- The ALU must be able to add two 32-bit values
- ALU must also be able to increment B input by 4
- Memory read must use address from MA and return data to MD
- Two RTs separated by : in the concrete RTN, as in T0 and T1, are operations at the same clock
- Steps T0, T1, and T2 constitute instruction fetch, and will be the same for all instructions
- With this implementation, fetch and execute of the add instruction takes 6 clock cycles



C

S

D

A

2/e


# Concrete RTN for Arithmetic Instructions: addi

Abstract RTN:

addi ( $:= op = 13$ )  $\rightarrow R[ra] \leftarrow R[rb] + c2\langle 16..0 \rangle \{2's\ comp.\ sign\ extend\}$  :

Tbl 4.2 Concrete RTN for addi:

Step	RTN
T0.	$MA \leftarrow PC; C \leftarrow PC + 4;$
T1.	$MD \leftarrow M[MA]; PC \leftarrow C;$
T2.	$IR \leftarrow MD;$
T3.	$A \leftarrow R[rb];$
T4.	$C \leftarrow A + c2\langle 16..0 \rangle \{sign\ ext.\};$
T5.	$R[ra] \leftarrow C;$



- Differs from add only in step T4
- Establishes requirement for sign extend hardware

C


S

D

A

2/e

## Fig. 4.3 More Complete view of Registers and Buses in 1-bus SRC Design—Including Some Control Signals



- Concrete RTN lets us add detail to the data path
  - Instruction register logic & new paths
  - Condition bit flip-flop
  - Shift count register

Keep this slide in mind as we discuss concrete RTN of instructions.

## Abstract and Concrete RTN for Load and Store

ld ( $:= op= 1$ )  $\rightarrow R[ra] \leftarrow M[disp]$  :

st ( $:= op= 3$ )  $\rightarrow M[disp] \leftarrow R[ra]$  :

where

$disp\langle 31..0 \rangle := ((rb=0) \rightarrow c2\langle 16..0 \rangle \{sign\ ext.\}) :$

$(rb\neq 0) \rightarrow R[rb] + c2\langle 16..0 \rangle \{sign\ extend,\ 2's\ comp.\}) :$

Tbl 4.3

<u>Step</u>	<u>RTN for ld</u>	<u>RTN for st</u>
T0-T2	Instruction fetch	
T3.	$A \leftarrow (rb=0 \rightarrow 0: rb\neq 0 \rightarrow R[rb]);$	
T4.	$C \leftarrow A + (16@IR\langle 16 \rangle \#IR\langle 15..0 \rangle);$	
T5.	$MA \leftarrow C;$	
T6.	$MD \leftarrow M[MA];$	$MD \leftarrow R[ra];$
T7.	$R[ra] \leftarrow MD;$	$M[MA] \leftarrow MD;$

Note that steps T1-T4 are the same as for la and addi

Step 5 for addi is  $R[rb] \leftarrow C;$  and lar uses PC instead of rb in T2

## Notes for Load and Store RTN

- Steps T0 through T2 are the same as for add and addi, and for all instructions
- In addition, steps T3 through T5 are the same for ld and st, because they calculate disp
- A way is needed to use 0 for R[rb] when rb=0
- 15 bit sign extension is needed for IR<16..0>
- Memory read into MD occurs at T6 of ld
- Write of MD into memory occurs at T7 of st

# Concrete RTN for Conditional Branch

br (:= op= 8)  $\rightarrow$  (cond  $\rightarrow$  PC  $\leftarrow$  R[rb]):  
 cond := ( c3<2..0>=0  $\rightarrow$  0: never  
           c3<2..0>=1  $\rightarrow$  1: always  
           c3<2..0>=2  $\rightarrow$  R[rc]=0: if register is zero  
           c3<2..0>=3  $\rightarrow$  R[rc] $\neq$ 0: if register is nonzero  
           c3<2..0>=4  $\rightarrow$  R[rc]<31>=0: if positive or zero  
           c3<2..0>=5  $\rightarrow$  R[rc]<31>=1 ): if negative

Tbl 4.4

<u>Step</u>	<u>Concrete RTN</u>
T0-T2	Instruction fetch
T3.	CON $\leftarrow$ cond(R[rc]);
T4.	CON $\rightarrow$ PC $\leftarrow$ R[rb];

## Notes on Conditional Branch RTN

---

- $c3\langle 2..0 \rangle$  are just the low order 3 bits of IR
- $\text{cond}()$  is evaluated by a combinational logic circuit having inputs from  $R[rc]$  and  $c3\langle 2..0 \rangle$
- The one bit register CON is not accessible to the programmer and only holds the output of the combinational logic for the condition
- If the branch succeeds, the program counter is replaced by the contents of a general reg.



## Notes on SRC Shift RTN

- In the abstract RTN,  $n$  is defined with  $:=$
- In the concrete RTN, it is a physical register
- $n$  not only holds the shift count but is used as a counter in step T6
- Step T6 is repeated  $n$  times as shown by the recursion in the RTN
- The control for such repeated steps will be treated later




# Data Path/Control Unit Separation

- Interface between data path and control consists of gate and strobe signals
- A gate selects one of several values to apply to a common point, say a bus
- A strobe changes the values of the flip-flops in a register to match new inputs
- The type of flip-flop used in regs. has much influence on control and some on data path
  - Latch: simpler hardware, but more complex timing
  - Edge triggering: simpler timing, but about 2× hardware
- Using transparent latches can create feedback paths and turn a synchronous machine into an unstable asynchronous machine

# Reminder on Latch and Edge-Triggered Operation

- Latch output follows input while strobe is high



- **Edge triggering samples input at edge time**






Fig. 4.4 The SRC Register File and Its Control Signals

- $R_{out}$  gates selected reg. onto bus
- $R_{in}$  strobed selected reg. from bus




- $BA_{out}$  differs from  $R_{out}$  by gating 0 when  $R[0]$  is selected

Copyright © 2004 Pearson Prentice Hall, Inc.


BA = Base Address

# Fig. 4.5 Extracting c1, c2, and op from the Instruction Register

- I<21> is the sign bit of C1 that must be extended



- I<16> is the sign bit of C2 that must be extended
- Sign bits are fanned out from one to several bits and gated to bus



Copyright © 2004 Pearson Prentice Hall, Inc.



C


S

D

A


2/e

# Fig. 4.7 The ALU and Its Associated Registers



Copyright © 2004 Pearson Prentice Hall, Inc.

# Figure 4.8. A Logic-Level Design for One Bit of the 1-Bus SRC ALU



†( $s_{i-1}=0$ ) when SHL•( $i=0$ ), ( $s_{i-1}=s_{31}$ ) when SHC•( $i=0$ )

††( $s_{i+1}=0$ ) when SHR•( $i=31$ ), ( $s_{i+1}=s_{31}$ ) when SHRA•( $i=31$ )

Copyright © 2004 Pearson Prentice Hall, Inc.

# From Concrete RTN to Control Signals: The Control Sequence

Tbl 4.6—The Instruction Fetch

Step	Concrete RTN	Control Sequence
T0.	$MA \leftarrow PC; C \leftarrow PC+4;$	$PC_{out}, MA_{in}, Inc4, C_{in}$
T1.	$MD \leftarrow M[MA]; PC \leftarrow C;$	Read, $C_{out}, PC_{in}, Wait$
T2.	$IR \leftarrow MD;$	$MD_{out}, IR_{in}$
T3.	Instruction_execution	

- The register transfers are the concrete RTN
- The control signals that cause the register transfers make up the control sequence
- Wait prevents the control from advancing to step T3 until the memory asserts Done



C

S

D

A

2/e

## Control Steps, Control Signals, and Timing

- Within a given time step, the order in which control signals are written is irrelevant
  - In step T0,  $C_{in}, Inc4, MA_{in}, PC_{out} == PC_{out}, MA_{in}, Inc4, C_{in}$
- The only timing distinction within a step is between gates and strobcs
- The memory read should be started as early as possible to reduce the wait
- MA must have the right value before being used for the read
- Depending on memory timing, Read could be in T0

## Control Sequence for the SRC add Instruction

add (:= op= 12)  $\rightarrow$  R[ra]  $\leftarrow$  R[rb] + R[rc]:

Tbl 4.7 The Add Instruction

Step	Concrete RTN	Control Sequence
T0.	MA $\leftarrow$ PC; C $\leftarrow$ PC+4;	PC <sub>out</sub> , MA <sub>in</sub> , Inc4, C <sub>in</sub> , Read
T1.	MD $\leftarrow$ M[MA]; PC $\leftarrow$ C;	C <sub>out</sub> , PC <sub>in</sub> , Wait
T2.	IR $\leftarrow$ MD;	MD <sub>out</sub> , IR <sub>in</sub>
T3.	A $\leftarrow$ R[rb];	Grb, R <sub>out</sub> , A <sub>in</sub>
T4.	C $\leftarrow$ A + R[rc];	Grc, R <sub>out</sub> , ADD, C <sub>in</sub>
T5.	R[ra] $\leftarrow$ C;	C <sub>out</sub> , Gra, R <sub>in</sub> , End

- The translation of a register transfer is (for example) (concrete RTN) MA  $\leftarrow$  PC becomes (control RTN) PC<sub>out</sub>, MA<sub>in</sub>
- Note the use of Gra, Grb, & Grc to gate the correct 5 bit register select code to the regs.
- End signals the control to start over at step T0

C

S

D

A

2/e

## Control Sequence for the SRC addi Instruction

addi ( $:= op = 13$ )  $\rightarrow R[ra] \leftarrow R[rb] + c2\langle 16..0 \rangle$  {2's comp., sign ext.} :

Tbl 4.8 The addi Instruction

Step	Concrete RTN	Control Sequence
T0.	$MA \leftarrow PC; C \leftarrow PC + 4;$	$PC_{out}, MA_{in}, Inc4, C_{in}, Read$
T1.	$MD \leftarrow M[MA]; PC \leftarrow C;$	$C_{out}, PC_{in}, Wait$
T2.	$IR \leftarrow MD;$	$MD_{out}, IR_{in}$
T3.	$A \leftarrow R[rb];$	$Grb, R_{out}, A_{in}$
T4.	$C \leftarrow A + c2\langle 16..0 \rangle$ {sign ext.};	$c2_{out}, ADD, C_{in}$
T5.	$R[ra] \leftarrow C;$	$C_{out}, Gra, R_{in}, End$

- The  $c2_{out}$  signal sign extends  $IR\langle 16..0 \rangle$  and gates it to the bus

C

S

D

A

2/e

## Control Sequence for the SRC st Instruction

$st (:= op= 3) \rightarrow M[disp] \leftarrow R[ra] :$   
 $disp\langle 31..0 \rangle := ((rb=0) \rightarrow c2\langle 16..0 \rangle \{sign\ ext.\} :$   
 $(rb\neq 0) \rightarrow R[rb] + c2\langle 16..0 \rangle \{sign\ extend, 2's\ comp.\} ) :$



### The st Instruction

Step	Concrete RTN	Control Sequence
T0-T2	Instruction fetch	Instruction fetch
T3.	$A \leftarrow (rb=0) \rightarrow 0: rb\neq 0 \rightarrow R[rb];$	$Grb, BA_{out}, A_{in}$
T4.	$C \leftarrow A + c2\langle 16..0 \rangle \{sign\ ext.\};$	$c2_{out}, ADD, C_{in}$ } address arithmetic
T5.	$MA \leftarrow C;$	$C_{out}, MA_{in}$
T6.	$MD \leftarrow R[ra];$	$Gra, R_{out}, MD_{in}, Write$
T7.	$M[MA] \leftarrow MD;$	Wait, End

- Note  $BA_{out}$  in T3 compared to  $R_{out}$  in T3 of addi

## Fig. 4.9 The Shift Counter

- The concrete RTN for shr relies upon a 5 bit register to hold the shift count
- It must load, decrement, and have an = 0 test



## Tbl 4.10 Control Sequence for the SRC shr Instruction—Looping

Step	Concrete RTN	Control Sequence
T0-T2	Instruction fetch	Instruction fetch
T3.	$n \leftarrow IR\langle 4..0 \rangle;$	$c1_{out}, Ld$
T4.	$(n=0) \rightarrow (n \leftarrow R[rc]\langle 4..0 \rangle);$	$n=0 \rightarrow (Grc, R_{out}, Ld)$
T5.	$C \leftarrow R[rb];$	$Grb, R_{out}, C=B, C_{in}$
T6.	$Shr (:= (n \neq 0) \rightarrow$ $(C\langle 31..0 \rangle \leftarrow 0\#C\langle 31..1 \rangle):$ $n \leftarrow n-1; Shr) );$	$n \neq 0 \rightarrow (C_{out}, SHR, C_{in},$ $Decr, Goto6)$
T7.	$R[ra] \leftarrow C;$	$C_{out}, Gra, R_{in}, End$

- Conditional control signals and repeating a control step are new concepts


## Branching

```
cond := ( c3⟨2..0⟩=0 → 0:
          c3⟨2..0⟩=1 → 1:
          c3⟨2..0⟩=2 → R[rc]=0:
          c3⟨2..0⟩=3 → R[rc]≠0:
          c3⟨2..0⟩=4 → R[rc]⟨31⟩=0:
          c3⟨2..0⟩=5 → R[rc]⟨31⟩=1 ):
```

- This is equivalent to the logic expression

$$\begin{aligned} \text{cond} = & (c3\langle 2..0 \rangle = 1) \vee (c3\langle 2..0 \rangle = 2) \wedge (R[rc] = 0) \vee \\ & (c3\langle 2..0 \rangle = 3) \wedge \neg (R[rc] = 0) \vee (c3\langle 2..0 \rangle = 4) \wedge \neg R[rc]\langle 31 \rangle \vee \\ & (c3\langle 2..0 \rangle = 5) \wedge R[rc]\langle 31 \rangle \end{aligned}$$

# Fig. 4.10 Computation of the Conditional Value CON



Copyright © 2004 Pearson Prentice Hall, Inc.

- NOR gate does =0 test of R[rc] on bus



## Tbl 4.11 Control Sequence for SRC Branch Instruction, br

br ( $:= op = 8$ )  $\rightarrow$  ( $cond \rightarrow PC \leftarrow R[rb]$ ):

Step	Concrete RTN	Control Sequence
T0-T2	Instruction fetch	Instruction fetch
T3.	$CON \leftarrow cond(R[rc]);$	$G_{rc}, R_{out}, CON_{in}$
T4.	$CON \rightarrow PC \leftarrow R[rb];$	$G_{rb}, R_{out}, CON \rightarrow PC_{in}, End$


- Condition logic is always connected to CON, so R[rc] only needs to be put on bus in T3
- Only  $PC_{in}$  is conditional in T4 since gating R[rb] to bus makes no difference if it is not used

# Summary of the Design Process

Informal description  $\Rightarrow$  formal RTN description  $\Rightarrow$  block diagram arch.  $\Rightarrow$  concrete RTN steps  $\Rightarrow$  hardware design of blocks  $\Rightarrow$  control sequences  $\Rightarrow$  control unit and timing

- At each level, more decisions must be made
  - These decisions refine the design
  - Also place requirements on hardware still to be designed
- The nice one way process above has circularity
  - Decisions at later stages cause changes in earlier ones
  - Happens less in a text than in reality because
    - Can be fixed on re-reading
    - Confusing to first time student

# Fig. 4.11 Clocking the Data Path: Register Transfer Timing



Copyright © 2004 Pearson Prentice Hall, Inc.

- $t_{R2valid}$  is the period from begin of gate signal till inputs to R2 are valid
- $t_{comb}$  is delay through combinational logic, such as ALU or cond logic

## Signal Timing on the Data Path

- Several delays occur in getting data from R1 to R2
- Gate delay through the 3-state bus driver— $t_g$
- Worst case propagation delay on bus— $t_{bp}$
- Delay through any logic, such as ALU— $t_{comb}$
- Set up time for data to affect state of R2— $t_{su}$
- Data can be strobed into R2 after this time

$$t_{R2valid} = t_g + t_{bp} + t_{comb} + t_{su}$$

- Diagram shows strobe signal in the form for a latch. It must be high for a minimum time— $t_w$
- There is a hold time,  $t_h$ , for data after strobe ends

C

S

D

A

2/e

## Effect of Signal Timing on Minimum Clock Cycle

- A total latch propagation delay is the sum

$$T_l = t_{su} + t_w + t_h$$

- All above times are specified for latch
- $t_h$  may be very small or zero
- The minimum clock period is determined by finding longest path from ff output to ff input
  - This is usually a path through the ALU
  - Conditional signals add a little gate delay
- Using this path, the minimum clock period is

$$t_{min} = t_g + t_{bp} + t_{comb} + t_l$$

C

S

D

A

2/e


# Latches Versus Edge Triggered or Master Slave Flip-Flops

- During the high part of a strobe a latch changes its output
- If this output can affect its input, an error can occur
- This can influence even the kind of concrete RTs that can be written for a data path
- If the C register is implemented with latches, then  
 $C \leftarrow C + MD;$  is not legal  
Note that this is a feedback path, OK in clocked logic, often unstable in asynchronous logic
- If the C register is implemented with master-slave or edge triggered flip-flops, it is OK

# The Control Unit

- The control unit's job is to generate the control signals in the proper sequence
- Things the control signals depend on
  - The time step  $T_i$
  - The instruction op code (for steps other than  $T_0, T_1, T_2$ )
  - Some few data path signals like CON,  $n=0$ , etc.
  - Some external signals: reset, interrupt, etc. (to be covered)
- The components of the control unit are: a time state generator, instruction decoder, and combinational logic to generate control signals

Fig. 4.12 Control Unit Detail with Inputs and Outputs



Copyright © 2004 Pearson Prentice Hall, Inc.



# Synthesizing Control Signal Encoder Logic

<u>Step</u>	<u>Control Sequence</u>
T0.	PC <sub>out</sub> , MA <sub>in</sub> , Inc4, C <sub>in</sub> , Read
T1.	C <sub>out</sub> , PC <sub>in</sub> , Wait
T2.	MD <sub>out</sub> , IR <sub>in</sub>

<u>add</u>		<u>addi</u>		<u>st</u>		<u>shr</u>	
<u>Step</u>	<u>Control Sequence</u>	<u>Step</u>	<u>Control Sequence</u>	<u>Step</u>	<u>Control Sequence</u>	<u>Step</u>	<u>Control Sequence</u>
T3.	Grb, R <sub>out</sub> , A <sub>in</sub>	T3.	Grb, R <sub>out</sub> , A <sub>in</sub>	T3.	Grb, BA <sub>out</sub> , A <sub>in</sub>	T3.	c1 <sub>out</sub> , Ld
T4.	Grc, R <sub>out</sub> , ADD, C <sub>in</sub>	T4.	c2 <sub>out</sub> , ADD, C <sub>in</sub>	T4.	c2 <sub>out</sub> , ADD, C <sub>in</sub>	T4.	n=0 → (Grc, R <sub>out</sub> , Ld)
T5.	C <sub>out</sub> , <b>Gra</b> , R <sub>in</sub> , End	T5.	C <sub>out</sub> , <b>Gra</b> , R <sub>in</sub> , End	T5.	C <sub>out</sub> , MA <sub>in</sub>	T5.	Grb, R <sub>out</sub> , C=B
				T6.	<b>Gra</b> , R <sub>out</sub> , MD <sub>in</sub> , Write	T6.	n≠0 → (C <sub>out</sub> , SHR, C <sub>in</sub> , Decr, Goto7)
				T7.	Wait, End	T7.	C <sub>out</sub> , <b>Gra</b> , R <sub>in</sub> , End



Design process:

- Comb through the entire set of control sequences.
- Find all occurrences of each control signal.
- Write an equation describing that signal.

Example:  $Gra = T5 \cdot (\text{add} + \text{addi}) + T6 \cdot \text{st} + T7 \cdot \text{shr} + \dots$


# Use of Data Path Conditions in Control Signal Logic

<u>Step</u>	<u>Control Sequence</u>
T0.	PC <sub>out</sub> , MA <sub>in</sub> , Inc4, C <sub>in</sub> , Read
T1.	C <sub>out</sub> , PC <sub>in</sub> , Wait
T2.	MD <sub>out</sub> , IR <sub>in</sub>

<u>add</u>		<u>addi</u>		<u>st</u>		<u>shr</u>	
<u>Step</u>	<u>Control Sequence</u>	<u>Step</u>	<u>Control Sequence</u>	<u>Step</u>	<u>Control Sequence</u>	<u>Step</u>	<u>Control Sequence</u>
T3.	Grb, R <sub>out</sub> , A <sub>in</sub>	T3.	Grb, R <sub>out</sub> , A <sub>in</sub>	T3.	Grb, BA <sub>out</sub> , A <sub>in</sub>	T3.	c1 <sub>out</sub> , Ld
T4.	<b>Grc</b> , R <sub>out</sub> , ADD, C <sub>in</sub>	T4.	c2 <sub>out</sub> , ADD, C <sub>in</sub>	T4.	c2 <sub>out</sub> , ADD, C <sub>in</sub>	T4.	<b>n=0</b> → (Grc, R <sub>out</sub> , Ld) ● ● ●
T5.	C <sub>out</sub> , Gra, R <sub>in</sub> , End	T5.	C <sub>out</sub> , Gra, R <sub>in</sub> , End	T5.	C <sub>out</sub> , MA <sub>in</sub>	T5.	Grb, R <sub>out</sub> , C=B
				T6.	Gra, R <sub>out</sub> , MD <sub>in</sub> , Write	T6.	n≠0 → (C <sub>out</sub> , SHR, C <sub>in</sub> , Decr, Goto7)
				T7.	Wait, End	T7.	C <sub>out</sub> , Gra, R <sub>in</sub> , End


Example:  $Grc = T4 \cdot add + T4 \cdot (n=0) \cdot shr + \dots$

Fig. 4.13 Generation of the logic for  $C_{out}$  and  $G_{ra}$



Copyright © 2004 Pearson Prentice Hall, Inc.


Fig. 4.14 Branching in the Control Unit



Copyright © 2004 Pearson Prentice Hall, Inc.

- 3-state gates allow 6 to be applied to counter input
- Reset will synchronously reset counter to step T0

Fig. 4.15 Clocking Logic: Start, Stop, and Memory Synchronization



Copyright © 2004 Pearson Prentice Hall, Inc.

- Mck is master clock oscillator

C

S

D

A

2/e

## Have Completed One-Bus Design of SRC

---


- High level architecture block diagram
- Concrete RTN steps
- Hardware design of registers and data path logic
- Revision of concrete RTN steps where needed
- Control sequences
- Register clocking decisions
- Logic equations for control signals
- Time step generator design
- Clock run, stop, and synchronization logic

## Other Architectural designs will require a different RTN

---

- More data paths allow more things to be done in one step
- Consider a two bus design
- By separating input and output of ALU on different buses, the C register is eliminated
- Steps can be saved by strobing ALU results directly into their destinations

Fig. 4.16 The 2-bus Microarchitecture



Copyright © 2004 Pearson Prentice Hall, Inc.

- Bus A carries data going into registers
- Bus B carries data being gated out of registers
- ALU function  $C=B$  is used for all simple register transfers



C

S

D

A

2/e

## Tbl 4.13 Concrete RTN and Control Sequence for 2-bus SRC add

Step	Concrete RTN	Control Sequence
T0.	$MA \leftarrow PC;$	$PC_{out}, C=B, MA_{in}, Read$
T1.	$PC \leftarrow PC + 4; MD \leftarrow M[MA];$	$PC_{out}, Inc4, PC_{in}, Wait$
T2.	$IR \leftarrow MD;$	$MD_{out}, C=B, IR_{in}$
T3.	$A \leftarrow R[rb];$	$Grb, R_{out}, C=B, A_{in}$
T4.	$R[ra] \leftarrow A + R[rc];$	$Grc, R_{out}, ADD, Sra, R_{in}, End$

- Note the appearance of Grc to gate the output of the register rc onto the B bus and Sra to select ra to receive data strobed from the A bus
- Two register select decoders will be needed
- Transparent latches will be required for MA at step T0

# Performance and Design

$$\%Speedup = \frac{T_{1-bus} - T_{2-bus}}{T_{2-bus}} \times 100$$

Where

$$T = Exec'n.Time = IC \times CPI \times \tau$$

## Speedup Due To Going to 2 Buses

- Assume for now that IC and  $\tau$  don't change in going from 1 bus to 2 buses
- Naively assume that CPI goes from 8 to 7 clocks.

$$\% \text{ Speedup} = \frac{T_{1-bus} - T_{2-bus}}{T_{2-bus}} \times 100$$

$$= \frac{IC \times 8 \times \tau - IC \times 7 \times \tau}{IC \times 7 \times \tau} \times 100 = \frac{8-7}{7} \times 100 = 14\%$$

Class Problem:

How will this speedup change if clock period of 2-bus machine is increased by 10%?

C

S

D


A

2/e

## 3-bus Architecture Shortens Sequences Even More

- A 3-bus architecture allows both operand inputs and the output of the ALU to be connected to buses
- Both the C output register and the A input register are eliminated
- Careful connection of register inputs and outputs can allow multiple RTs in a step

# Fig. 4.17 The 3-Bus SRC Design



Copyright © 2004 Pearson Prentice Hall, Inc.

- A-bus is ALU operand 1, B-bus is ALU operand 2, and C-bus is ALU output
- Note MA input connected to the B-bus

## Tbl 4.15 SRC add Instruction for the 3-bus Microarchitecture

Step	Concrete RTN	Control Sequence
T0.	$MA \leftarrow PC$ ; $PC \leftarrow PC + 4$ ; $MD \leftarrow M[MA]$ ;	$PC_{out}$ , $MA_{in}$ , Inc4, $PC_{in}$ , Read, Wait
T1.	$IR \leftarrow MD$ ;	$MD_{out}$ , C=B, $IR_{in}$
T2.	$R[ra] \leftarrow R[rb] + R[rc]$ ;	$GArc$ , $RA_{out}$ , $GBrb$ , $RB_{out}$ , ADD, Sra, $R_{in}$ , End

- Note the use of 3 register selection signals in step T2:  $GArc$ ,  $GBrb$ , and Sra
- In step T0, PC moves to MA over bus B and goes through the ALU Inc4 operation to reach PC again by way of bus C
  - PC must be edge triggered or master-slave (prevents feedback path)
- Once more MA must be a transparent latch (to be available before the next clock cycle; MA must be current when Read is issued)

# Performance and Design

- How does going to three buses affect performance?
- Assume average CPI goes from 8 to 4, while  $\tau$  increases by 10%:

$$\%Speedup = \frac{IC \times 8 \times \tau - IC \times 4 \times 1.1\tau}{IC \times 4 \times 1.1\tau} \times 100 = \frac{8 - 4.4}{4.4} \times 100 = 82\%$$

# Resets and Interrupts

- Reset prepares the machine for restarting or recovery
  - “hard” reset sets the machine to a known initial state, as at power-on
  - “soft” reset preserves the machine state as much as possible to facilitate debugging
- Interrupt or exception handling must preserve enough machine state to allow program continuation without disturbance
- Interrupts come from external events and are normally asynchronous (can occur anytime in the instruction, but processor handles them only between instructions)
- Exceptions come from causes inside the processor and sometimes do not permit program resumption
- Reset, interrupt, and exception handling have many common aspects



# Processor Reset Function

- Reset actions
  - sets program counter to point to a location usually in ROM
  - Hard reset initializes all registers and condition codes
  - Soft reset resets only PC and as little as possible
  - The control step counter is reset, ready to begin a new instruction
  - Exception and interrupt handling are disabled, so initialization code is not interrupted
- Bootroms are normally present; their code
  - Perform processor self-test (called POST)
  - Detects and initializes those external devices needed for booting an operating system
  - Sets up interrupt vectors to initial values
  - Loads and transfers control to an operating system

## SRC Reset Capability

- We specify both a hard and soft reset for SRC
- The Strt signal will do a hard reset
  - It is effective only when machine is stopped
  - It resets the PC to zero
  - It resets all 32 general registers to zero
- The Soft Reset signal is effective when the machine is running
  - It sets PC to zero
  - It restarts instruction fetch
  - It clears the Reset signal
- Actions are described in instruction\_interpretation

## Abstract RTN for SRC Reset and Start

### Processor State

Strt: Start signal  
Rst: External reset signal

instruction\_interpretation := (  
     $\neg$ Run  $\wedge$  Strt  $\rightarrow$  (Run  $\leftarrow$  1: PC, R[0..31]  $\leftarrow$  0);  
    Run  $\wedge$   $\neg$ Rst  $\rightarrow$  (IR  $\leftarrow$  M[PC]: PC  $\leftarrow$  PC + 4;  
    instruction\_execution);  
    Run  $\wedge$  Rst  $\rightarrow$  ( Rst  $\leftarrow$  0: PC  $\leftarrow$  0); instruction\_interpretation):

*strt initializes and starts the processor if not already running.*

*If already running it has no effect*

*rst takes effect only if the processor is running; it clears rst and PC,  
then does instruction\_interpretation, not instruction\_execution*

C

S

D

A

2/e

## Resetting in the Middle of Instruction Execution

---

- The abstract RTN implies that reset takes effect after the current instruction is done
- To describe reset during an instruction, we must go from abstract to concrete RTN
- Questions for discussion:
  - Why might we want to reset in the middle of an instruction?
  - How would we reset in the middle of an instruction?

## Tbl 4.17 Concrete RTN Describing Reset During add Instruction Execution

Step	Concrete RTN
T0	$\neg \text{Reset} \rightarrow (\text{MA} \leftarrow \text{PC}; \text{C} \leftarrow \text{PC} + 4):$ $\text{Reset} \rightarrow (\text{Reset} \leftarrow 0; \text{PC} \leftarrow 0; \text{T} \leftarrow 0):$
T1	$\neg \text{Reset} \rightarrow (\text{MD} \leftarrow \text{M}[\text{MA}]; \text{P} \leftarrow \text{C}):$ $\text{Reset} \rightarrow (\text{Reset} \leftarrow 0; \text{PC} \leftarrow 0; \text{T} \leftarrow 0):$
T2	$\neg \text{Reset} \rightarrow (\text{IR} \leftarrow \text{MD}):$ $\text{Reset} \rightarrow (\text{Reset} \leftarrow 0; \text{PC} \leftarrow 0; \text{T} \leftarrow 0):$
T3	$\neg \text{Reset} \rightarrow (\text{A} \leftarrow \text{R}[\text{rb}]):$ $\text{Reset} \rightarrow (\text{Reset} \leftarrow 0; \text{PC} \leftarrow 0; \text{T} \leftarrow 0):$
T4	$\neg \text{Reset} \rightarrow (\text{C} \leftarrow \text{A} + \text{R}[\text{rc}]):$ $\text{Reset} \rightarrow (\text{Reset} \leftarrow 0; \text{PC} \leftarrow 0; \text{T} \leftarrow 0):$
T5	$\neg \text{Reset} \rightarrow (\text{R}[\text{ra}] \leftarrow \text{C}):$ $\text{Reset} \rightarrow (\text{Reset} \leftarrow 0; \text{PC} \leftarrow 0; \text{T} \leftarrow 0):$

*This version of instruction execution allows reset to occur at any clock pulse*

## Control Sequences Including the Reset Function

Step	Control Sequence
T0.	$\neg\text{Reset} \rightarrow (\text{PC}_{\text{out}}, \text{MA}_{\text{in}}, \text{Inc4}, \text{C}_{\text{in}}, \text{Read}):$ $\text{Reset} \rightarrow (\text{ClrPC}, \text{ClrR}, \text{Goto0}):$
T1	$\neg\text{Reset} \rightarrow (\text{C}_{\text{out}}, \text{PC}_{\text{in}}, \text{Wait}):$ $\text{Reset} \rightarrow (\text{ClrPC}, \text{ClrR}, \text{Goto0}):$
	• • •

- ClrPC clears the program counter to all zeros, and ClrR clears the one bit Reset flip-flop
- Because the same reset actions are in every step of every instruction, their control signals are independent of time step or op code

C

S

D

A

2/e

## General Comments on Exceptions

---

- An exception is an event that causes a change in the program specified flow of control
- Because normal program execution is interrupted, they are often called interrupts
- We will use exception for the general term and use interrupt for an exception caused by an external event, such as an I/O device condition
- The usage is not standard. Other books use these words with other distinctions, or none

# Combined Hardware/Software Response to an Exception

- The system must control the type of exceptions it will process at any given time
- The state of the running program is saved when an allowed exception occurs
- Control is transferred to the correct software routine, or “handler” for this exception
- This exception, and others of less or equal importance are disallowed during the handler
- The state of the interrupted program is restored at the end of execution of the handler



C

S

D

A

2/e

## Hardware Required to Support Exceptions

---

- To determine relative importance, a priority number is associated with every exception
- Hardware must save and change the PC, since without it no program execution is possible
- Hardware must disable the current exception lest it interrupt the handler before it can start
- Address of the handler is called the exception vector and is a hardware function of the exception type
- Exceptions must access a save area for PC and other hardware saved items
  - Choices are special registers or a hardware stack

C

S

D

A

2/e

## New Instructions Needed to Support Exceptions

---

- An instruction executed at the end of the handler must reverse the state changes done by hardware when the exception occurred
- There must be instructions to control what exceptions are allowed
  - The simplest of these enable or disable all exceptions
- If processor state is stored in special registers on an exception, instructions are needed to save and restore these registers

# Kinds of Exceptions

- System reset
- Exceptions associated with memory access
  - Machine check exceptions
  - Data access exceptions
  - Instruction access exceptions
  - Alignment exceptions
- Program exceptions
- Miscellaneous hardware exceptions
- Trace and debugging exceptions
- Non-maskable exceptions
- External exceptions—interrupts

## An Interrupt Facility for SRC

- The exception mechanism for SRC handles external interrupts
- There are no priorities, but only a simple enable and disable mechanism
- The PC and information about the source of the interrupt are stored in special registers
  - Any other state saving is done by software
- The interrupt source supplies 8 bits that are used to generate the interrupt vector
- It also supplies a 16 bit code carrying information about the cause of the interrupt

**C****S****D****A**


2/e

# SRC Processor State Associated with Interrupts

## Processor interrupt mechanism

- From Dev.** → ireq: interrupt request signal
- To Dev.** → iack: interrupt acknowledge signal
- Internal** → IE: one bit interrupt enable flag
- to CPU** → IPC<31..0>: storage for PC saved upon interrupt
- “ → II<15..0>: info. on source of last interrupt
- From Dev.** → lsrc\_info<15..0>: information from interrupt source
- From Dev** → lsrc\_vect<7..0>: type code from interrupt source
- Internal** → lvect<31..0>:= 20@0#lsrc\_vect<7..0>#4@0:

### lvect<31..0>



# SRC Instruction Interpretation Modified for Interrupts

```
instruction_interpretation :=  
(¬Run ∧ Strt → Run ← 1:  
Run ∧ ¬(ireq ∧ IE) → (IR ← M[PC]: PC ← PC + 4; instruction_execution):  
Run ∧ (ireq ∧ IE) → (IPC ← PC⟨31..0⟩:  
II⟨15..0⟩ ← lsrc_info⟨15..0⟩: iack ← 1:  
IE ← 0: PC ← Ivect⟨31..0⟩; iack ← 0);  
instruction_interpretation);
```

- If interrupts are enabled, PC and interrupt info. are stored in IPC and II, respectively
  - With multiple requests, external priority circuit (discussed in later chapter) determines which vector & info. are returned
- Interrupts are disabled
- The acknowledge signal is pulsed

# SRC Instructions to Support Interrupts

## Return from interrupt instruction

rfi ( $:= \text{op} = 29$ )  $\rightarrow$  ( $\text{PC} \leftarrow \text{IPC}$ :  $\text{IE} \leftarrow 1$ ):

## Save and restore interrupt state

svi ( $:= \text{op} = 16$ )  $\rightarrow$  ( $\text{R}[\text{ra}] \langle 15..0 \rangle \leftarrow \text{II} \langle 15..0 \rangle$ :  $\text{R}[\text{rb}] \leftarrow \text{IPC} \langle 31..0 \rangle$ ):

ri ( $:= \text{op} = 17$ )  $\rightarrow$  ( $\text{II} \langle 15..0 \rangle \leftarrow \text{R}[\text{ra}] \langle 15..0 \rangle$ :  $\text{IPC} \langle 31..0 \rangle \leftarrow \text{R}[\text{rb}]$ ):

## Enable and disable interrupt system

een ( $:= \text{op} = 10$ )  $\rightarrow$  ( $\text{IE} \leftarrow 1$ ):

edi ( $:= \text{op} = 11$ )  $\rightarrow$  ( $\text{IE} \leftarrow 0$ ):

- The 2 rfi actions are indivisible, can't een & branch

## Concrete RTN for SRC Instruction Fetch with Interrupts

Step	$\neg(\text{ireq} \wedge \text{IE})$	Concrete RTN	$(\text{ireq} \wedge \text{IE})$
T0.	$(\neg(\text{ireq} \wedge \text{IE}) \rightarrow (\text{MA} \leftarrow \text{PC}; \text{C} \leftarrow \text{PC}+4):$		$(\text{ireq} \wedge \text{IE}) \rightarrow (\text{IPC} \leftarrow \text{PC}; \text{II} \leftarrow \text{Isrc\_info};$ $\text{IE} \leftarrow 0; \text{PC} \leftarrow 20@0\#\text{Isrc\_vect}\langle 7..0 \rangle \#0000;$ $\text{lack} \leftarrow 1);$
T1.	$\text{MD} \leftarrow \text{M}[\text{MA}]; \text{PC} \leftarrow \text{C};$		$\text{lack} \leftarrow 0; \text{End};$
T2.	$\text{IR} \leftarrow \text{MD};$		


- PC could be transferred to IPC over the bus
- II and IPC probably have separate inputs for the externally supplied values
- lack is pulsed, described as  $\leftarrow 1; \leftarrow 0$ , which is easier as a control signal than in RTN



# Exceptions During Instruction Execution

- Some exceptions occur in the middle of instructions
  - Some CISCs have very long instructions, like string move
  - Some exception conditions prevent instruction completion, like uninstalled memory
- To handle this sort of exception, the CPU must make special provision for restarting
  - Partially completed actions must be reversed so the instruction can be re-executed after exception handling
  - Information about the internal CPU state must be saved so that the instruction can resume where it left off
- We will see that this problem is acute with pipeline designs—always in middle of instructions.

# Recap of the Design Process: the Main Topic of Chap. 4



## Chapter 4 Summary

---

- Chapter 4 has done a non pipelined data path, and a hardwired controller design for SRC
- The concepts of data path block diagrams, concrete RTN, control sequences, control logic equations, step counter control, and clocking have been introduced
- The effect of different data path architectures on the concrete RTN was briefly explored
- We have begun to make simple, quantitative estimates of the impact of hardware design on performance
- Hard and soft resets were designed
- A simple exception mechanism was supplied for SRC